A two-dimensional scalable crossbar matrix switch architecture

IEEE International Conference on Communications

Volumn 3, Issue , 2003, Pages 1892-1896

  Jun, Jong Arm ^a   Byun, Sung Hyuk ^a   Ahn, Byung Jun ^a   Nam, Seung Yeob ^b   Sung, Dan Keun ^b  

^a Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

^b Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

Crossbar switch; Distributed scheduling; Scalability

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; DISTRIBUTED COMPUTER SYSTEMS; INTERNET; QUEUEING NETWORKS; SYSTEMS ANALYSIS;

VIRTUAL OUTPUT QUEUES (VOQ);

CROSSBAR EQUIPMENT;

EID: 0037970794     PISSN: 05361486     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. T. Andersen, S. Owicki, J. Saxe, and C. Thacker, "High speed switch scheduling for local area networks," ACM Trans. Comput. Syst., vol.11, no. 4, pp. 319-352, Nov. 1993.
2. N. Mckeown, "The iSLIP Scheduling Algorithm for Input-Queued Switches," IEEE/ACM Trans. Networking, vol. 7, no. 2, pp. 188-200, Apr. 1999.
3. D. N. Serpanos and P. I. Antoniadis, "FIRM: A Class of Distributed Scheduling Algorithms for High-speed ATM Switches with Multiple Input Queues," in Proc. IEEE INFOCOM 2000, vol. 2, pp. 548-555, 2000.
4. Hsin-Chou Chi and Yuval Tamir, "Decomposed Arbiters for Large Crossbars with Multi-Queue Input Buffers," IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp.233-238, 1991.
5. Richard O. LaMaire and N. Serpanos, "Two-Dimensional Round-Robin Schedulers for Packet Switches with Multiple Input Queues,"IEEE/ACM Trans. Networking, vol. 2, no. 5, Oct. 1994.
6. H. J. Chao and J-S Park, "Centralized Contention Resolution Schemes for a Large-Capacity Optical ATM switch," Proc. IEEE ATM Workshop '97, Fairfax, VA, pp.10-11, May 1998.
7. N. McKeown, M. Izzard, A. Mekkittikul, B. Ellersick, and M.Horowitz, "The Tiny Tera: A Packet Switch Core," IEEE Micro, vol. 17, pp.26-33, Jan.-Feb. 1997.
8. K. Y. Eng and M. J. Karol, G. J. Cyr, and M.A. Pashan, "A 160-Gb/s ATM switch prototype using the concentrator-based growable switch architecture,"IEEE ICC'95, vol. 1, pp. 550-554, 1995.
9. S. H. Byun and D. K. Sung, "The UniMIN switch architecture for large-scale ATM switches," IEEE/ACM Trans. Networking, vol. 8, no. 1, pp. 109-120, Feb. 2000
10. K. Y. Eng and M. J. Karol, "State of the art in gigabit ATM switching," in Proc. IEEE BSS'95, Poland, pp. 1014-1020, Apr. 1995.
11. Y. Sakurai, N. Ido, S. Gohar, and N. Endo, "Large-scale ATM multistage switching network with shared buffer memory switches," IEEE Commun. Mag., vol. 29, pp. 90-104, Jan. 1991.
12. M. Collier and T. Curran, "Path allocation in a three-stage broadband switch with intermediate channel grouping," in Proe. IEEE INFOCOM '93, San Francisco, CA, pp. 927-934, Mar. 1993.
13. S. Y. Nam and D. K. Sung," Decomposed Crossbar Switches with Multiple Input and Output Buffers," IEEE GLOBECOM 2001, vol 4, pp. 2661-2665, 2001.
14. R. Rojas-Cessa, E. Oki, Z. Jing, and H. J. Chao, "CIXB-1: Combined Input-One-Cell-Crosspoint Buffered Switch," Proc. 2001 IEEE Workshop on High Performance Switching and Routing (HPSR), pp. 324-329, May 2001