The UniMIN switch architecture for large-scale ATM switches

IEEE/ACM Transactions on Networking

Volumn 8, Issue 1, 2000, Pages 109-120

  Byun, Sung Hyuk ^a,b   Sung, Dan Keun ^a,c  

^a IEEE

^b Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

^c Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

ATM switch; Distribution network; Fair virtual FIFO; General expansion architecture; UniMIN

Indexed keywords

BUFFER CIRCUITS; COMPUTER SIMULATION; CONGESTION CONTROL (COMMUNICATION); INTERCONNECTION NETWORKS; TELECOMMUNICATION TRAFFIC; VIRTUAL REALITY;

OUTPUT SWITCH MODULES (OSM); UNIVERSAL MULTISTAGE INTERCONNECTION NETWORKS (UNIMIN);

ASYNCHRONOUS TRANSFER MODE;

EID: 0033902429     PISSN: 10636692     EISSN: None     Source Type: Journal    
DOI: 10.1109/90.836482     Document Type: Article

References (33)

1. T. Banwell, R. Estes, S. Habiby, G. Hayward, T. Heistern, G. Lalk, D. Mahoney, D. Wilson, and K. Young Jr., "Physical design issues for very large ATM switching systems," IEEE J. Select. Areas Commun., vol. 9, pp. 1227-1238, Oct. 1991.
2. N. McKeown, M. Izzard, A. Mekkittikul, W. Ellersick, and M. Horowitzh, "The tiny tera: A packet switch core," IEEE Micro Mag., pp. 26-33, Jan/Feb. 1997.
3. E. Oki, N. Yamanaka, S. Yasukawa, R. Kawano, and K. Okazaki, "Mergine advanced electronic and optical WDM technologies for 640-Gbit/s ATM switching system," in Proc. IEEE ICC'99, 1999, pp. 806-811.
4. K. Y. Eng, M. A. Pashan, R. A. Spanke, M. J. Karol, and G. D. Martin, "A high-performance prototype 2.5 Gbit/s ATM switch for broadband applications," in Proc. IEEE GLOBECOM'92, Orlando, FL, Dec. 1992, pp. 111-117.
5. E. P. Rathgeb, W. Fischer, C. Minterberger, E. Wallmeier, and R. Will-Fier, "The MainStreetXpress core services node - A versatile ATM switch architecture for the full service network," IEEE J. Select. Areas Commun., vol. 15, pp. 795-806, June 1997.
6. J. Y. Hui and E. Arthurs, "A broadband packet switch for integrated transport," IEEE J. Select. Areas Commun., vol. 5, pp. 1264-1273, Oct. 1987.
7. Y. Shobatake, M. Motoyama, E. Shobatoke, T. Kamitake, S. Shimizu, M. Noda, and K. Sakaue, "A one-chip scalable ATM switch LSI employing shared buffer architecture," IEEE J. Select. Areas Commun., vol. 9, pp. 1248-1254, Oct. 1991.
8. H. Suzuki, H. Nagano, T. Suzuki, T. Takeuchi, and S. Iwasaki, "Output-buffer switch architecture for asynchronous transfer mode," in Proc. IEEE ICC'89, vol. 1, 1989, pp. 99-103.
9. K. Y. Eng, M. G. Hluchyj, and A. S. Acampora, "The Knockout switch: A simple, modular, architecture for high-performance packet switching," IEEE J. Select. Areas Commun., vol. 5, pp. 1274-1283, Oct. 1987.
10. T. T. Lee, "A modular architecture for very large packet switches," IEEE Trans. Commun., vol. 38, pp. 1097-1106, July 1990.
11. S. C. Liew and K. W. Lu, "A 3-stage interconnection structure for very large packet switches," in Proc. IEEE ICC'90, 1990, pp. 771-777.
12. C. Clos, "A study of nonblocking switching networks," Bell Syst. Tech. J., vol. 32, pp. 406-424, Mar. 1953.
13. Y. Sakurai, N. Ido, S. Gohar, and N. Endo, "Large-scale ATM multistage switching network with shared buffer memory switches," IEEE Commun. Mag., vol. 29, pp. 90-104, Jan. 1991.
14. J. Ma and K. Rahko, "A neural network controller for the three-stage Clos' packet switch," in Proc. ISS'92, Yokohama, Japan, Oct. 1992, pp. 234-238.
15. M. Collier and T. Curran, "Path allocation in a three-stage broadband switch with intermediate channel grouping," in Proc. IEEE INFOCOM'93, San Francisco, CA, Mar. 1933, pp. 927-934.
16. K. Y. Eng, M. J. Karol, and Y. S. Yeh, "A growable packet (ATM) switch architecture: Design principles and applications," in Proc. IEEE GLOBECOM'89, Dallas, TX, Nov. 1989, pp. 1159-1165.
17. K. Y. Eng and M. J. Karol, "The growable switch architecture: A self-routing implementation for large ATM applications," in Proc. IEEE ICC'91, Denver, CO, USA, June 1991, pp. 1014-1020.
18. H. J. Chao, "A recursive modular terabit/second ATM switch," IEEE J. Select. Areas Commun., vol. 9, pp. 1161-1172, Oct. 1991.
19. J. H. Patel, "Performance of processor-memory interconnections for multiprocessors," IEEE Trans. Comput., vol. C-30, pp. 273-282, Apr. 1981.
20. A. Pattavina, "Multichannel bandwidth allocation in a broadband packet switch," IEEE J. Select. Areas Commun., vol. 9, pp. 1489-1499, Dec. 1988.
21. H. S. Kim and A. Leon-Garcia, "A self-routing multistage switching network for broadband ISDN," IEEE J. Select. Areas Commun., vol. 42, pp. 459-466, Apr. 1990.
22. H. S. Kim, "Design and performance of Multinet switch: A multistage ATM switch architecture with partially shared buffers," IEEE/ACM Trans. Networking, vol. 2, pp. 571-580, Dec. 1994.
23. S. H. Byun and D. K. Sung, "A universal multistage interconnection network for large scale ATM switches," in Proc. IEEE GLOBECOM'93, Houston, TX, Nov. 1993, pp. 19-23.
24. S. H. Byun and D. K. Sung, "A general expansion architecture for large-scale multicast ATM switches," IEICE Trans. Commun., vol. E80-B, no. 11, pp. 1671-1679, Nov. 1997.
25. I. Widjaja and A. Leon-Garcia, "The Helical switch: A multipath ATM switch which preserves cell sequence," IEEE Trans. Commun., vol. 42, pp. 2618-2629, Aug. 1994.
26. A. Huang and S. Knauer, "Starlite: A wideband digital switch," in Proc. IEEE GLOBECOM'84, 1984, pp. 121-125.
27. T. T. Lee, "Nonblocking copy networks for multicast packet switching," IEEE J. Select. Areas Commun., vol. 6, pp. 1455-1467, Dec. 1988.
28. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design, 2nd ed. Reading, MA: Addison-Wesley, 1992.
29. Design Compiler Reference Manual, v1997.01. Synopsys.
30. G10-p Cell-based ASIC Products Databook, 1997. LSI LOGIC.
31. S. H. Byun, J. W. Yang, and D. K. Sung, "Design of a switch module for large-scale ATM switches," in 3rd Multi-Project Wafer (MPW) Conference, Taejon, Korea, May 1998, pp. 210-215.
32. M. Karol, M. Hluchyj, and S. Moran, "Input versus output queueing on a space-division packet switch," IEEE J. Select. Areas Commun., vol. SAC-5, pp. 1274-1283, Oct. 1987.
33. M. Saleh and M. Atiquzzaman, "Performance analysis of shared buffer ATM switches under hot spot traffic," in Proc. APCC'95, 1995, pp. 761-765.