A method to derive an equation for the oscillation frequency of a ring oscillator

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 50, Issue 2, 2003, Pages 259-264

  Docking, Stephen ^a   Sachdev, Manoj ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

CMOS analog integrated circuits; Equations; High speed integrated circuits; Voltage controlled oscillators

Indexed keywords

CAPACITANCE; CIRCUIT OSCILLATIONS; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC NETWORK TOPOLOGY; FREQUENCIES; LINEAR INTEGRATED CIRCUITS; MATHEMATICAL MODELS; PHASE LOCKED LOOPS; PHASE SHIFT;

ANALOG INTEGRATED CIRCUITS; OSCILLATION FREQUENCY; RING OSCILLATOR;

VARIABLE FREQUENCY OSCILLATORS;

EID: 0037301792     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2002.808235     Document Type: Article

References (15)

1. S. B. Anand and B. Razavi, "A CMOS clock recovery circuit for 2.5-Gb/s NRZ data," IEEE J. Solid-State Circuits, vol. 36, pp. 432-439, Mar. 2001.
2. H. Djahanshahi and C. A. T. Salama, "A two-stage differential CCO implementation in submicron CMOS," in Proc. IEEE Midwest Symp. Circuits and Systems, Aug. 2000, pp. 294-297.
3. C. H. Park, O. Kim, and B. Kim, "A 1.8-GHz self-calibrated phase-locked loop with precise I/Q matching," IEEE J. Solid-State Circuits, vol. 36, pp. 777-783, May 2001.
4. L. Sun and T. A. Kwasniewski, "A 1.25-GHz 0.35-μm monolithic CMOS PLL based on a multiphase ring oscillator," IEEE J. Solid-State Circuits, vol. 36, pp. 910-916, June 2001.
5. J. Savoj and B. Razavi, "A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector," IEEE J. Solid-State Circuits, vol. 36, pp. 9761-767, May 2001.
6. L. Wu, H. Chen, S. Nagavarapu, R. Geiger, E. Lee, and W. Black, "A monolithic 1.25 Gbits/sec CMOS clock/data recovery circuit for fiber channel transceiver," in Proc IEEE Int. Symp. Circuits and Systems, vol. 2, 1999, pp. 565-568.
7. C. K. K. Yang, R. Farjad-Rad, and M. A. Horowitz, "A 0.5-μm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling," IEEE J. Solid-State Circuits, vol. 33, pp. 713-722, May 1998.
8. T. Weigandt, "Low-phase-noise, low-timing-jitter design techniques for delay cell based VCOs and frequency synthesizers," Ph.D. dissertation, Univ. California, Berkeley, 1998.
9. B. Leung, VLSI for Wireless Communication. Upper Saddle River, NJ: Prentice-Hall, 2002.
10. M. Alioto and G. Palumbo, "Oscillation frequency in CML and ESCL ring oscillators," IEEE Trans. Circuits Syst. I, vol. 48, pp. 210-214, Feb. 2001.
11. B. Razavi, "A 2-GHz 1.6-mW phase-locked loop," IEEE J. Solid-State Circuits, vol. 32, pp. 730-735, May 1997.
12. ____, "A study of phase noise in CMOS oscillators," IEEE J. Solid-State Circuits, vol. 31, pp. 331-343, Mar. 1996.
13. B. Kim, D. Helman, and P. R. Gray, "A 30-MHz hybrid analog/digital clock recovery circuit in 2-μm CMOS," IEEE J. Solid-State Circuits, vol. 25, pp. 1385-1394, Dec. 1990.
14. P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: Wiley, 2001.
15. A. Bellaouar and M. I. Elmasry, Low-Power Digital VLSI Design. Norwell, MA: Kluwer, 2000, p. 82.