A prototype of a VHDL-based fault injection tool: Description and application

Journal of Systems Architecture

Volumn 47, Issue 10, 2002, Pages 847-867

  Baraza, J C ^a   Gracia, J ^a   Gil, D ^a   Gil, P J ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Error syndrome; Fault injection tool; Fault modelling; Fault tolerant systems (FTSs); FTS validation; VHDL based fault injection

Indexed keywords

ERROR DETECTION; MATHEMATICAL MODELS; PERSONAL COMPUTERS; SIMULATORS; SOFTWARE PROTOTYPING;

FAULT INJECTION TOOLS;

FAULT TOLERANT COMPUTER SYSTEMS;

EID: 0036534998     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(01)00036-4     Document Type: Article

References (32)

1. Validation de la sûreté de fonctionnement par injection de fautes. Méthode-mise en oeuvre-application
2. Fault injection: A method for validating computer-system dependability
3. Sur la validation des systèmes tolérant les fautes: Injection de fautes dans des modèles de simulation VHDL
4. Experimental validation of high-speed fault-tolerant systems using physical fault injection
5. A measurement-based model for workload dependence of CPU errors
6. A study of the effects of transient fault injection into the VHDL model of a fault-tolerant microcomputer system
7. A fault injection technique for VHDL behavioral-level models
8. VERIFY: Evaluation of reliability using VHDL-models with embedded fault descriptions
9. Test generation and fault simulation for behavioural models
10. On behavior fault modeling for digital design
11. Using VHDL in the techniques of fault injection based on simulation
12. Fault injection into VHDL models: The MEFISTO tool
13. MEFISTO-L: A VHDL-based fault injection tool for the experimental assessment of fault tolerance
14. A comparison of simulation based and scan-chain implemented fault injection
15. Fault injection and dependability evaluation of fault-tolerant systems
16. Fault injection into VHDL models: Analysis of the error syndrome of a microcomputer system
17. A study of the effect of transient fault injection into a 32-bit RISC with built-in watchdog
18. A prototype of a VHDL-based fault injection tool
19. A fast and accurate gate-level transient fault simulation environment
20. A study of the experimental validation of fault-tolerant systems using different VHDL-based fault injection techniques