Fault Injection in VHDL Descriptions and Emulation

Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems

Volumn Part F5373300, Issue , 2000, Pages 414-419

  Leveugle, R ^a  

^a TIMA LABORATORY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

FAULT INJECTION; HARDWARE PROTOTYPING; VHDL DESCRIPTION;

SOFTWARE TESTING; FAULT TOLERANT COMPUTER SYSTEMS;

COMPUTER HARDWARE DESCRIPTION LANGUAGES; DESIGN FOR TESTABILITY; PROBABILITY;

FAULT INJECTION;

EID: 0034517345     PISSN: 15505774     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DFTVS.2000.887182     Document Type: Conference Paper

References (10)

1. E. Böhl, R. Stephan, W. Glauert, "The architecture of the fail-stop controller AEII", 3rd IEEE International On-Line Testing workshop, Aghia Pelaghia headland, Crete, Greece, July 7-9, 1997, pp. 47-52
2. E. Jenn et al. "Fault injection into VHDL models: the MEFISTO tool", FTCS, 1994, pp. 66-75
3. S. Svensson, J. Karlsson, "Dependability evaluation of the THOR microprocessor using simulation-based fault injection", Technical report no 295, Chalmers University of Technology, Department of Computer Engineering, Sweden, November 1997
4. E. Bohl, W. Haner, M. Tmnzer, "Real time effect testing of processor faults", 5th IEEE International On-Line Testing workshop, Rhodes, Greece, July 5-7, 1999, pp. 39-43
5. R. Leveugle, "Towards modeling for dependability of complex integrated circuits", 5th IEEE International OnLine Testing workshop, Rhodes, Greece, July 5-7, 1999, pp. 194-198
6. R. Leveugle, "Behavior modeling of faulty complex VLSls: why and how ?", The Baltic Electronics Conf., Tallinn, Estonia, October 7-9, 1998, pp. 191-194
7. T. A Delong, B. W. Johnson, J. A. Profeta III, "A fault injection technique for VHDL behavioral-level models", IEEE Design &Test of Computers, vol. 13,Winter 1996, pp. 24-33
8. G. AI Hayek, C. Robach, "From design validation to hardware testing: a unified approach", Journal of Electronic Testing: Theory and Applications (JE'ITA), vol. 14, 1999, pp. 133-140
9. H. Fleury, C. Aktouf, C. Robach, "Towards the synthesis of highly testable complex designs", Int. Test Synthesis Workshop, Santa Barbara, USA, Mai 1999
10. R. Leveugle, K. Hadjiat, "Optimized generation of VHDL mutants for infection of transition errors", 13th Symposium on Integrated Circuits and Systems Design (SBCC12000), Manaus, Brazil, September 18-24,2000