Loop fusion for clustered VLIW architectures

Joint COnference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems

Volumn , Issue , 2002, Pages 112-119

  Qian, Yi ^a   Carr, Steve ^a   Sweany, Philip ^b  

^a Michigan Technological University   (United States)

^b TEXAS INSTRUMENTS   (United States)

Author keywords

Clustered VLIW architectures; Loop fusion

Indexed keywords

COMPUTER SIMULATION; DIGITAL SIGNAL PROCESSING; EMBEDDED SYSTEMS; OPTIMIZATION; PROBLEM SOLVING; PROGRAM COMPILERS;

SOFTWARE PIPELINING;

VERY LONG INSTRUCTION WORD ARCHITECTURE;

EID: 0036979933     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/566225.513850     Document Type: Conference Paper

References (23)

1. V. Adve, J.-C. Wang, J. Mellor-Crummey, D. Reed, M. Andersen, and K. Kennedy. An integrated compilation and performance analysis environment for data parallel programs. In Proceedings of Supercomputing '95, San Diego, CA, Dec. 1995.
2. A. Aiken and A. Nicolau. Optimal loop parallelization. In Conference on Programming Language Design and Implementation, pages 308-317, Atlanta Georgia, June 1988. SIGPLAN '88.
3. V. Allan, R. Jones, R. Lee, and S. Allan. Software Pipelining. ACM Computing Surveys, 27(3), September 1995.
4. V. Allan, M. Rajagopalan, and R. Lee. Software pipelining: Petri net pacemaker. In Working Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, Orlando, FL, January 20-22 1993.
5. R. Allen and K. Kennedy. Advanced compilation for vector and parallel computers. Morgan Kaufmann Publishers, San Mateo CA.
6. P. Briggs, K. D. Cooper, K. Kennedy, and L. Torczon. Coloring heuristics for register allocation. In Proceedings of the ACM SIGPLAN '89 Conference on Programming Language Design and Implementation, pages 275-284, Portland, OR, July 1989.
7. S. Carr and K. Kennedy. Improving the ratio of memory operations to floating-point operations in loops. ACM Trans. Prog. Lang. Syst., 16(6):1768-1810, 1994.
8. J. R. Ellis. A Compiler for VLIW Architectures. PhD thesis, Yale University, 1984.
9. J. Hiser, S. Carr, and P. Sweany. Global register partitioning. In Proceedings of the 2000 International Conference on Parallel Architectures and Compiler Techniques, pages 13-23, Philadelphia, PA, October 2000.
10. J. Hiser, S. Carr, P. Sweany, and S. Beaty. Register partitioning for software pipelining with partitioned register banks. In Proceedings of the 14th International Parallel and Distributed Processing Symposium, pages 211-218, Cancun, Mexico, May 2000.
11. X. Huang, S. Carr, and P. Sweany. Loop transformations for architectures with partitioned register banks. In Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, pages 48-55, Snowbird, UT, June 2001.
12. K. Kennedy and K. McKinley. Maximizing loop parallelism and improving data locality via loop fusion and distribution. In Languages and Compilers for Parallel Computing, Portland, OR, August 1993.
13. D. Kuras, S. Can, and P. Sweany. Value cloning for architectures with partitioned register banks. In The 1998 Worshop on Compiler and Architecture Support for Embedded Systems, Washington D.C., December 1998.
14. M. Lam. Software pipelining: An effective scheduling technique for VLIW machines. In Proceedings of the ACM SIGPLAN '88 Conference on Programming Language Design and Implementation, pages 318-328, Atlanta, GA, July 1988.
15. E. Nystrom and A. Eichenberger. Effective cluster assignment for modulo scheduling. In Proceedings of the 31 International Symposium on Microarchitecture (MICRO-31), pages 103-114, Dallas, TX, December 1998.
16. E. Özer, S. Banerjia, and T. Conte. Unified assign and schedule: A new approach to scheduling for clustered register file microarchitectures. In Proceedings of the 31st International Symposium on Microarchitecture (MICRO-31), pages 308-316, Dallas, XX, December 1998.
17. D. Poplawski. The unlimited resource machine (URM). Technical Report 95-01, Michigan Technological University, Jan. 1995.
18. B. R. Rau. Iterative modulo scheduling: An algorithm for software pipelined loops. In Proceedings of the 27th Annual International Symposium on Microarchitecture (MICRO-27), November 29-Dec 2 1994.
19. J. Sànchez and A. Gonzàlez. The effectiveness of loop unrolling for modulo scheduling in clustered VLIW architectures. In Proceedings of the 2000 International Conference on Parallel Processing, Toronto, Canada, August 2000.
20. J. Sanchez and A. Gonzàlez. Instruction scheduling for clustered VLIW architectures. In Proceedings of 13th International Symposium on System Systhesis (ISSS-13), Madrid, Spain, September 2000.
21. P. H. Sweany and S. J. Beaty. Overview of the Rocket retargetable C compiler. Technical Report CS-94-01, Department of Computer Science, Michigan Technological University, Houghton, January 1994.
22. Texas Instruments. TMS320C6000 CPU and Instruction Set Reference Guide, 2000. literature number SPRU189.
23. Texas Instruments. TMS320C6000 Optimizing Compiler User's Guide, 2000. literature number SPRU187.