A wide swing 1.5 V fully differential op-amp using a rail-to-rail analog CMFB circuit

Midwest Symposium on Circuits and Systems

Volumn 1, Issue , 2002, Pages 105-108

  Maarefi, H ^a   Parsa, A ^a   Hatamkhani, H ^a   Shiri, D ^a  

^a KavoshCom Asia Corp   (Iran)

Author keywords

CMFB; CMOS; Differential op amp

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; FEEDBACK;

SOURCE FOLLOWERS;

OPERATIONAL AMPLIFIERS;

EID: 0036976899     PISSN: None     EISSN: None     Source Type: Journal    
DOI: 10.1109/MWSCAS.2002.1187167     Document Type: Article

References (11)

1. Razavi B., Design of CMOS Analog Integrated Circuits. McGraw Hill, California, 1998.
2. Johns D., Martin K., Analog Integrated Circuit Design. John Wiley & Sons, Toronto, 1997.
3. Aliahmad M., Salama T.,”Integration of a Short-Loop SLIC in a Low-Voltage Submicron BiCMOS Technology,” IEEE JSSC, June 1998, Pages 850-858.
4. Yoo C., Lee S.W, Kim W.,”A +/-1.5-V 4-MHZ CMOS Continuous-Time Filter with a Single-Integrator Based Tuning,” IEEE JSSC, Jan. 1998, Pages 18-27.
5. Lu G.N., Sou G.,”A CMOS Op Amp using Regulated Cascode Transimpedance Building Block for high-gain, low-voltage Achievement”. 1997 IEEE Int Symp Circuits and Systems, June 9-12, Hong Kong.
6. Czarnval Z., et al,” Common-Mode Feedback Circuit with Differential-Difference Amplifier “, IEEE Trans on Circuits&Systems, I: Fundamental Theory and Application, Vol.41, No.3, March 1994.
7. Yoo C., et al, “A +/- l.5v, 4MHz CMOS Continuous-Time Filter with a Single-Integrator Based Tuning”, IEEE JSSC, Vol.33, No.1, Jan 1998.
8. Ehlert M., Klar H., “A 12bit Medium-Time Analog Storage Device in a CMOS Standard Process,” IEEE JSSC, Vol.33, No.7, July 1998.
9. Banu M., et al, “Fully Differential Operational Amplifier with Accurate Output Balancing,” IEEE JSSC, Vol.23, No.6, Dec 1998.
10. Papananos Y., Tsividis Y., “Design and Implementation of A CMOS Operational Amplifier Architecture with Dual Common-Mode Feedback Loop,” ICECS96, pages 904-907.
11. Medeiro F, et al, “ A 13-bit, 2.2Ms/sec 55mW Multibit Cascode sigma-delta Modulator in CMOS 0.7um Single-Poly Technology,” IEEE JSSC, Vol.34, No.4, JUNE 1999.