A 12-bit medium-time analog storage device in a CMOS standard process

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 7, 1998, Pages 1139-1143

  Ehlert, Martin ^a   Klar, Heinrich ^a  

^a TECHNISCHE UNIVERSITÄT BERLIN   (Germany)

Author keywords

Analog storage; Differential opamp; Sample and hold

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT; OPERATIONAL AMPLIFIERS;

REFRESH SCHEMES; SAMPLE AND HOLD CIRCUITS;

ANALOG STORAGE;

EID: 0032122759     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.701284     Document Type: Article

References (10)

1. T. Morie and Y. Amemiya, "An all-analog expandable neural network LSI with on-chip back-propagation learning," IEEE J. Solid-State Circuits, vol. 29, pp. 1086-1093, Sept. 1994.
2. M. Holler, S. Tam, H. Castro, and R. Benson, "An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses," in Proc. IEEE Int. Conf. Neural Networks, June 1989, vol. 2, pp. 191-196.
3. S. Satyanarayana, Y. Tsividis, and H. Graf, "A reconfigurable VLSI neural network," IEEE J. Solid-State Circuits, vol. 27, pp. 67-81, Jan. 1992.
4. T. Horiuchi and C. Koch, "Analog VLSI circuits for visual motion-based adaptation of post-Saccadic drift," in Proc. MicroNeuro'96, pp. 60-66.
5. K. Lai and P. Leong, "Implementation of time-multiplexed CNN building block cell," in Proc. MicroNeuro'96, pp. 80-85.
6. R. Gregorian and G. C. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley-Interscience, 1986.
7. E. Vittoz, H. Oguey, M. A. Maher, O. Nys, E. Dijkstra, and M. Chevroulet, "Analog storage of adjustable synaptic weights," in VLSI Design of Neural Networks, U. Ramacher and U. Rückert, Eds. Norwell, MA: Kluwer Academic, 1991, pp. 47-64.
8. M. Nayebi and B. Wooley, "A 10-bit video BiCMOS track-and-hold amplifier," IEEE J. Solid-State Circuits, vol. 24, pp. 1507-1516, Dec. 1989.
9. K. Stafford, P. Gray, and R. Blanchard, "A complete monolithic sample/hold amplifier," IEEE J. Solid-State Circuits, vol. SC-9, pp. 381-387, Dec. 1974.
10. C. C. Enz and G. C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization," Proc. IEEE, vol. 84, pp. 1584-1614, Nov. 1996.