-
1
-
-
0001413253
-
Diagnosis of automata failures: A calculus & a method
-
Jul
-
J. P. Roth, "Diagnosis of Automata Failures: A Calculus & a Method," IBM J. Res. Develop., vol. 10, Jul 1966, pp. 278-291
-
(1966)
IBM J. Res. Develop.
, vol.10
, pp. 278-291
-
-
Roth, J.P.1
-
2
-
-
0019338227
-
SCOAP: Sandia controllability/observability analysis program
-
L. M. Goldstein and E. L. Thigen, "SCOAP: Sandia Controllability/Observability Analysis Program," Proc. DAC, June 1980, pp. 190-196
-
Proc. DAC, June 1980
, pp. 190-196
-
-
Goldstein, L.M.1
Thigen, E.L.2
-
3
-
-
0019543877
-
An implicit enumeration algorithm to generate tests for combinational logic circuits
-
March
-
P. Goel, "An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits," IEEE Trans. on Computers, March 1981, pp. 215-222.
-
(1981)
IEEE Trans. on Computers
, pp. 215-222
-
-
Goel, P.1
-
4
-
-
0020138913
-
The complexity of fault detection problems for combinational logic circuits
-
June
-
H. Fujiwara and S. Toida, "The Complexity of Fault Detection Problems for Combinational Logic Circuits", IEEE Trans. on Computers, June 1982, pp. 555-560
-
(1982)
IEEE Trans. on Computers
, pp. 555-560
-
-
Fujiwara, H.1
Toida, S.2
-
5
-
-
0020923381
-
On the acceleration of test generation algorithms
-
Dec.
-
F. Fujiwara and T. Shimono, "On the Acceleration of Test Generation Algorithms," IEEE Trans. on Computers, Dec. 1983, pp. 1137-1144
-
(1983)
IEEE Trans. on Computers
, pp. 1137-1144
-
-
Fujiwara, F.1
Shimono, T.2
-
6
-
-
0023211128
-
A topological search algorithm for aTPG
-
T. Kirkland and R. Mercer, "A Topological Search Algorithm for ATPG," Proc. DAC, 1987, pp. 502-508
-
Proc. DAC, 1987
, pp. 502-508
-
-
Kirkland, T.1
Mercer, R.2
-
7
-
-
0023558527
-
SOCRATES: A highly efficient automatic test pattern generation system
-
M. Schulz, E. Trischler, and T. Sarfert, "SOCRATES: A Highly Efficient Automatic Test Pattern Generation System," Proc. of ITC, 1987, pp. 1016-1026
-
Proc. of ITC, 1987
, pp. 1016-1026
-
-
Schulz, M.1
Trischler, E.2
Sarfert, T.3
-
8
-
-
0024016906
-
Dynamic testability measures for ATPG
-
May
-
A. Ivanov and V. K. Agarwal, "Dynamic Testability Measures for ATPG", IEEE Trans. on CAD, May 1988, pp. 598-608
-
(1988)
IEEE Trans. on CAD
, pp. 598-608
-
-
Ivanov, A.1
Agarwal, V.K.2
-
9
-
-
0003694163
-
Digital systems testing and testable design
-
IEEE Press
-
M. Abramovici, M. A. Breuer and A. D. Friedman, "Digital Systems Testing and Testable Design", IEEE Press, 1990
-
(1990)
-
-
Abramovici, M.1
Breuer, M.A.2
Friedman, A.D.3
-
10
-
-
84961249468
-
Recursive learning: An attractive alternative to the decision tree for test generation in digital circuits
-
W. Kunz and D. K. Pradhan, "Recursive Learning: An Attractive Alternative to the Decision Tree for Test Generation in Digital Circuits," Proc. of ITC, 1992, pp. 816-825
-
Proc. of ITC, 1992
, pp. 816-825
-
-
Kunz, W.1
Pradhan, D.K.2
-
11
-
-
0026623575
-
Test pattern generation using boolean satisfiability
-
Jan.
-
T. Larrabee, "Test Pattern Generation Using Boolean Satisfiability," IEEE Trans. on CAD Jan. 1992, pp. 4-15
-
(1992)
IEEE Trans. on CAD
, pp. 4-15
-
-
Larrabee, T.1
-
12
-
-
0027590209
-
Accelerated dynamic learning for test pattern generation in combinational circuits
-
May
-
W. Kunz and D. K. Pradhan, "Accelerated Dynamic Learning for Test Pattern Generation in Combinational Circuits," IEEE Tran on CAD, May 1993, pp. 684-693
-
(1993)
IEEE Tran on CAD
, pp. 684-693
-
-
Kunz, W.1
Pradhan, D.K.2
-
13
-
-
0003581572
-
On the generation of test patterns for combinational circuits
-
Technical Report No. 12_93, Dept of Electrical Eng., Virginia Polytechnic Institute and State University
-
H. K. Lee and D. S. Ha, "On the Generation of Test Patterns for Combinational Circuits", Technical Report No. 12_93, Dept of Electrical Eng., Virginia Polytechnic Institute and State University
-
-
-
Lee, H.K.1
Ha, D.S.2
-
14
-
-
0029512568
-
A single-path-oriented fault-effect propagation in digital circuits considering multiple-path sensitization
-
M. Henftling, H. Wittmann and K. Antreich, "A Single-Path-Oriented Fault-Effect Propagation in Digital Circuits Considering Multiple-Path Sensitization," Proc. of ICCAD, 1995, pp. 304-309
-
Proc. of ICCAD, 1995
, pp. 304-309
-
-
Henftling, M.1
Wittmann, H.2
Antreich, K.3
-
18
-
-
0032319387
-
New techniques for deterministic test pattern generation
-
I. Hamzaoglu and J. H. Patel, "New Techniques for Deterministic Test Pattern Generation", Proc. of VTS, 1998, pp. 446-452
-
Proc. of VTS, 1998
, pp. 446-452
-
-
Hamzaoglu, I.1
Patel, J.H.2
-
19
-
-
0003382839
-
ITC'99 benchmark circuits - Preliminary results
-
S. Davidson, "ITC'99 Benchmark Circuits - Preliminary Results," Proc. of International Test Conference, 1999, pp. 1125 (Gate level description: http://www.cad.polito.it)
-
Proc. of International Test Conference, 1999
, pp. 1125
-
-
Davidson, S.1
-
20
-
-
0034995343
-
SPIRIT: A highly robust combinational test generation algorithm
-
E. Gizdarski and H. Fujiwara, "SPIRIT: A Highly Robust Combinational Test Generation Algorithm," 19th IEEE Proc. on VTS, 2001, pp. 346-351
-
19th IEEE Proc. on VTS, 2001
, pp. 346-351
-
-
Gizdarski, E.1
Fujiwara, H.2
-
21
-
-
0035211967
-
REDI: An efficient fault oriented procedure to identify redundant faults in combinational logic circuits
-
C. Wang, I. Pomeranz and S. M. Reddy, "REDI: An Efficient Fault Oriented Procedure to Identify Redundant Faults in Combinational Logic Circuits," Proc. of ICCAD, 2001, pp. 370-374
-
Proc. of ICCAD, 2001
, pp. 370-374
-
-
Wang, C.1
Pomeranz, I.2
Reddy, S.M.3
-
22
-
-
0035209012
-
Efficient conflict driven learning in a boolean satisfiability solver
-
L. Zhang, C.F. Madigan, M. H. Moskewicz and S. Malik, "Efficient Conflict Driven Learning in a Boolean Satisfiability Solver," Proc. of ICCAD, 2001, pp. 279-285
-
Proc. of ICCAD, 2001
, pp. 279-285
-
-
Zhang, L.1
Madigan, C.F.2
Moskewicz, M.H.3
Malik, S.4
|