Design of 0.1-μm pocket n-MOSFETs for low-voltage applications

Solid-State Electronics

Volumn 46, Issue 12, 2002, Pages 2315-2322

  Pang, Yon Sup ^a   Brews, John R ^a  

^a University of Arizona   (United States)

Author keywords

Pocket MOSFETs; Short channel effects; Two dimensional device simulation

Indexed keywords

ALGORITHMS; CARRIER MOBILITY; CHANNEL CAPACITY; COMPUTER SIMULATION; CONTROLLABILITY; ELECTRIC CURRENTS; ELECTRIC POWER SYSTEMS; INTEGRATED CIRCUIT LAYOUT; THRESHOLD VOLTAGE; TRANSCONDUCTANCE;

SHORT-CHANNEL EFFECTS;

MOSFET DEVICES;

EID: 0036889662     PISSN: 00381101     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0038-1101(02)00226-5     Document Type: Article

References (23)

1. Davari B., Dennard R.H., Shahidi G.G. CMOS scaling for high performance and low power. - The next ten years Proc. IEEE. 83:1995;595-606.
2. Yu B., Wang H., Milic O., Xiang Q., Wang W., An J.X., et al. 50 nm gate-length CMOS transistor with super-halo: design, process, and reliability. IEEE IEDM Tech. Dig. 1999;653-656.
3. Miyashita K., Yoshimura H., Takayanagi M., Fujiwara M., Adachi K., Nakayama T. et al. Optimized halo structure for 80 nm physical gate CMOS technology with indium and antimony highly angled ion implantation. IEEE IEDM Tech. Dig. 1999;645-648.
4. Yu B., Wann C.H., Nowak E.D., Noda K., Hu C. Short-channel effect improved by lateral channel-engineering in deep-submicrometer MOSFET's. IEEE Trans. Electron. Dev. 44:1997;627-634.
5. th roll-off in MOSFET's with advanced channel architecture-retrograde doping and pockets IEEE Trans. Electron. Dev. 46:1999;1551-1561.
6. Hori A., Hiroki A., Nakaoka H., Segawa M., Hori T. Quarter-micrometer SPI (self-aligned pocket implantation) MOSFET's and its application for low supply voltage operation. IEEE Trans. Electron. Dev. ED-42:1995;78-86.
7. Jung D.J., Park J.K., Lee K.Y., Kang N.S., Kim K.N., Shim T.E.et al. A 0.25. μm complementary metal oxide semiconductor field effect transistor (CMOSFET) using halo implantation for 1 Gbit dynamic random access memory (DRAM) Jpn. J. Appl. Phys. 35:1996;865-868. [Part 1, 2B].
8. Hwang H., Lee D.H., Hwang J.M. Degradation of MOSFETs drive current due to halo ion implantation. IEEE IEDM Tech. Dig. 1996;567-570.
9. Rodder M., Aur S., Chen I.C. A scaled 1.8 V, 0.18. μm gate length CMOS technology: device design and reliability considerations IEEE IEDM Tech. Dig. 1995;415-418.
10. Chatterjee A., Liu J., Aur S., Mozumder P.K., Rodder M. Pass transistor designs using pocket implant to improve manufacturability for 256 Mbit and beyond. IEEE IEDM Tech. Dig. 1994;87-90.
11. Hori T. A 0.1. μm CMOS technology with tilt-implanted punchthrough stopper (TIPS) IEEE IEDM Tech. Dig. 1994;75-78.
12. Mii Y., Rishton S., Taur Y., Kern D., Lii T., Lee K. et al. Experimental high performance sub-0.1. μm channel NMOSFET's IEEE Electron. Dev. Lett. 15:1994;28-30.
13. Codella C.F., Ogura S. Halo doping effects in submicron DI-LDD device design. IEEE IEDM Tech. Dig. 1985;230-233.
14. Hu H., Jacobs J.B., Su L.T., Antoniadis D.A. A study of deep-submicron MOSFET scaling based on experiment and simulation. IEEE Trans. Electron. Dev. 42:1995;669-677.
15. Taur Y., Nowak E.J. CMOS Devices below 0.1. μm : how high will performance go IEEE IEDM Tech. Dig. 1997;215-218.
16. Taur Y., Buchanan D.A., Chen W., Frank D.J., Ismail K.E., Lo S.H. CMOS scaling into the nanometer regime. Proc. IEEE. 85:1997;486-504.
17. Pang Y.S. Design and modeling of non-uniformly doped deep-submicron pocket MOSFETs for low-voltage low-power applications. Ph.D. dissertation, Department of ECE, University of Arizona, Tucson, AZ, 2000.
18. Medici. version 1999.2. Fremont, CA, Avant! Co., 1999.
19. Caughey D.M., Thomas R.E. Carrier mobilities in silicon empirically related to doping and field. Proc. IEEE. 55:1967;2192-2193.
20. Shin H., Yeric G.M., Tasch A.F., Maziar C.M. Physically-based models for effective mobility and local-field mobility of electrons in MOS inversion layers. Solid-State Electron. 34:1991;545-552.
21. Arora N.D., Hauser J.R., Roulston D.J. Electron and hole mobilities in silicon as a function of concentration and temperature. IEEE Trans. Electron. Dev. ED-29:1982;292-295.
22. Takagi S., Toriumi A., Iwase M., Tango H. On the universality of inversion-layer mobility in Si MOSFET's: Part I. - Effects of substrate impurity concentration IEEE Trans. Electron. Dev. ED-41:1994;2357-2362.
23. Semiconductor Industry Association, Process integration, devices, & structures in International Technology Roadmap for Semiconductors, 1999. Web address: htt p://www.itrs.net/1999_SIA_Roadmap/Home.htm.