Analog front-end cell designed in a commercial 0.25-μm process for the ATLAS pixel detector at LHC

IEEE Transactions on Nuclear Science

Volumn 49 I, Issue 4, 2002, Pages 1778-1782

  Blanquart, L ^a   Richardson, J ^a   Denes, P ^a   Einsweiler, K ^a   Mandelli, E ^a   Meddeler, G ^a   Fischer, P ^b   Ackers, M ^b   Comes, G ^b   Peric, I ^b  

^a LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

^b UNIVERSITY OF BONN   (Germany)

Author keywords

CMOS analog integrated circuit; Fixed sensor; Leakage current compensation; Threshold mismatch; Time over threshold

Indexed keywords

CROSSTALK; DIFFERENTIAL AMPLIFIERS; ELECTRIC IMPEDANCE; ELECTRIC POTENTIAL; GAIN MEASUREMENT; LEAKAGE CURRENTS; RADIATION HARDENING;

PIXEL DETECTORS;

CMOS INTEGRATED CIRCUITS;

EID: 0036703153     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2002.801682     Document Type: Article

References (10)

1. J. Richardson, "The ATLAS pixel on-detector electronics," presented at the Workshop Electronics for LHC Experiments, Snowmass, CO, 1999.
2. P. Fischer, "Pixel electronics for the ATLAS experiment," presented at the PIXEL 2000 Workshop, Genoa, Italy, 2000.
3. J. Richardson, "The ATLAS pixel front-end readout chips," Nucl. Instrum. Methods, vol. A 473, pp. 157-162, Nov. 2001.
4. G. Anelli et al., "Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: Practical design aspects," IEEE Trans. Nucl. Sci., vol. 46, pp. 1690-1696, Dec. 1999.
5. W. Snoeys et al., "Layout techniques to enhance the radiation tolerance of standard CMOS technologies demonstrated on a pixel detector readout chip," Nucl. Instrum. Methods A, vol. 439, pp. 349-360, Jan. 2000.
6. M. Campbell et al., "An introduction to deep submicron CMOS for vertex application," Nucl. Instrum. Methods, vol. A 473, pp. 140-145, Nov. 2001.
7. D. Nygren, "Converting vice to virtue: Can timewalk be used as a measure of deposited charge in silicon detectors," LBNL Internal Note, May 1991.
8. L. Blanquart, A. Mekkaoui, V. Bonzom, and P. Delpierre, "Pixel analog cell prototypes for ATLAS in DMILL technology," Nucl. Instrum. Methods, vol. A 395, pp. 313-317, Dec. 1997.
9. T. Calin, M. Nicolaidis, and R. Velazco, "Upset hardened memory design for submicron CMOS technology," IEEE Trans. Nucl. Sci., vol. 43, pp. 2874-2878, Dec. 1996.
10. J.C. Chen, D. Sylvester, and C. Hu, "An on-chip, interconnect capacitance characterization method with sub-femto-farad resolution," IEEE Trans. Semiconduct. Manufact., vol. 11, pp. 204-210, May 1998.