Procedure cloning: A transformation for improved system-level functional partitioning

ACM Transactions on Design Automation of Electronic Systems

Volumn 4, Issue 1, 1999, Pages 70-96

  Vahid, Frank ^a,b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b University of California ^*  (United States)

Author keywords

Behavioral synthesis; Embedded systems; Functional partitioning; Hardware software codesign; Replication; System level design; System on a chip; Transformations

Indexed keywords

EID: 22644452749     PISSN: 10844309     EISSN: None     Source Type: Journal    
DOI: 10.1145/298865.298871     Document Type: Article

References (35)

1. ANTONIAZZI, S., BALBONI, A., FORNACIARI, W., AND SCIUTO, D. 1994. A methodology for control-dominated systems codesign. In Proceedings of the International Workshop on Hardware-Software Co-Design. 2-9.
2. BALBONI, A., FORNACIARI, W., AND SCIUTO, D. 1996. Partitioning and exploration strategies in the Tosca co-design flow. In Proceedings of the International Workshop on Hardware-Software Co-Design. 62-69.
3. CHAMBERS, C. D. 1992. The design and implementation of the self compiler, an optimizing compiler for object-oriented programming languages. Ph.D. Dissertation. Stanford University, Stanford, CA.
4. CHEN, Y., HSU, Y., AND KING, C. 1994. MULTIPAR: Behavioral partition for synthesizing multiprocessor architectures. IEEE Trans. Very Large Scale Integr. Syst. 2, 1 (Mar.), 21-32.
5. COOPER, K., HALL, M., AND KENNEDY, K. 1993. A methodology for procedure cloning. Comput. Lang. 19, 2.
6. ELES, P., PENG, Z., AND DOBOLI, A. 1992. VHDL system-level specification and partitioning in a hardware/software co-synthesis environment. In Proceedings of the International Workshop on Hardware-Software Co-Design. 49-55.
7. ELES, P., PENG, Z., KUCHCINSKI, K., AND DOBOLI, A. 1996. Hardware-software partitioning with iterative improvement heuristics. In Proceedings of the International Symposium on System Synthesis. 71-76.
8. ERNST, R., HENKEL, J., AND BENNER, T. 1994. Hardware-software cosynthesis for microcontrollers. IEEE Des. Test (Dec.), 64-75.
9. GAJSKI, D. D., VAHID, F., NARAYAN, S., AND GONG, J. 1994. Specification and Design of Embedded Systems. Prentice-Hall, Inc., Upper Saddle River, NJ.
10. GAJSKI, D., VAHID, F., NARAYAN, S., AND GONG, J. 1998. Specsyn: An environment supporting the specify-explore-refine paradigm for hardware/software system design. IEEE Trans. Very Large Scale Integr. Syst. 6, 1, 84-100.
11. GUPTA, R. K. AND DE MICHELI, G. 1993. Hardware-software cosynthesis for digital systems. IEEE Des. Test 10, 3 (Sept.), 29-41.
12. GUPTA, R. AND DEMICHELI, G. 1990. Partitioning of functional models of synchronous digital systems. In Proceedings of the International Conference on Computer-Aided Design. 216-219.
13. HALL, M., ANDERSON, J., AMARASINGHE, S., MURPHY, B., LIAO, S., BUGNION, E., AND LAM, M. 1996. Maximizing multiprocessor performance with the SUIF compiler. IEEE Comput. 29, 12 (Dec.), 84-89.
14. HWANG, L. AND GAMAL, A. E. 1995. Min-cut replication in partitioned networks. IEEE Trans. CAD 14 (Jan.), 96-106.
15. JOHANNES, F. 1996. Partitioning of VLSI circuits and systems. In Proceedings of the 33rd Conference on Design Automation.
16. KALAVADE, A. AND LEE, E. 1994. A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem. In Proceedings of the International Workshop on Hardware-Software Co-Design. 42-48.
17. KERNIGHAN, B. AND LIN, S. 1970. An efficient heuristic procedure for partitioning graphs. Bell Syst. Tech. J. (Feb.).
18. KNUDSEN, P. AND MADSEN, J. 1996. PACE: A dynamic programming algorithm for hardware/software partitioning. In Proceedings of the International Workshop on Hardware-Software Co-Design. 85-92.
19. KÜKÇAKAR, K. AND PARKER, A. C. 1991. CHOP: A constraint-driven system-level partitioner. In Proceedings of the 28th ACM/IEEE Conference on Design Automation (DAC '91, San Francisco, CA, June 17-21, 1991), A. R. Newton, Ed. ACM Press, New York, NY, 514-519.
20. LAGNESE, E. D. AND THOMAS, D. E. 1989. Architectural partitioning for system level design. In Proceedings of the 26th ACM/IEEE Conference on Design Automation (DAC '89, Las Vegas, NV, June 25-29, 1989), D. E. Thomas, Ed. ACM Press, New York, NY, 62-67.
21. LAGNESE, E. AND THOMAS, D. 1991. Architectural partitioning for system level synthesis of integrated circuits. IEEE Trans. Comput.-Aided Des. 10 (July), 847-860.
22. LENGAUER, T. 1990. Combinatorial Algorithms for Integrated Circuit Layout. John Wiley & Sons, Inc., New York, NY.
23. LIU, L., KUO, M., HU, T., AND CHENG, C. 1995. Performance-driven partitioning using a replication graph approach. In Proceedings of the European Conference EURO-DAC '95 with EURO-VHDL '95 on Design Automation (Brighton, UK, Sept. 18-22), G. Musgrave, Ed. IEEE Computer Society Press, Los Alamitos, CA, 206-210.
24. ORAILOGLU, A. AND GAJSKI, D. 1986. Flow graph representation. In Proceedings of the Conference on Design Automation. 503-509.
25. RUF, E. AND WEISE, D. 1991. Using types to avoid redundant specialization. SIGPLAN Not. 26, 9 (Sept.), 321-333.
26. THOMAS, D., ADAMS, J., AND SCHMIT, H. 1993. A model and methodology for hardware/software codesign. IEEE Des. Test, 6-15.
27. VAHID, F. 1997. I/O and performance tradeoffs with the FunctionBus during multi-FPGA partitioning. In Proceedings of the International Symposium on Field-Programmable Gate Arrays (FPGA). 27-34.
28. VAHID, F., LE, T., AND HSU, Y. 1996. A comparison of functional and structural partitioning. In Proceedings of the International Symposium on System Synthesis. 121-126.
29. VAHID, F. AND LE, T. 1996. Towards a model for hardware and software functional partitioning. In Proceedings of the International Workshop on Hardware-Software Co-Design. 116-123.
30. VAHID, F. AND GAJSKI, D. D. 1995. Incremental hardware estimation during hardware/ software functional partitioning. IEEE Trans. Very Large Scale Integr. Syst. 3, 3 (Sept.), 459-464.
31. VAHID, F. 1995. Procedure exlining: A transformation for improved system and behavioral synthesis. In Proceedings of the Eighth International Symposium on System Synthesis (Cannes, France, Sept. 13-15, 1995), P. G. Paulin and F. Mavaddat, Eds. ACM Press, New York, NY, 84-89.
32. VAHID, F. AND GAJSKI, D. 1995. SLIF: A specification-level intermediate format for system design. In Proceedings of the European Conference on Design and Test (EDTC). 185-189.
33. WOLF, W. 1994. Hardware-software co-design of embedded systems. Proc. IEEE 82, 7 (July), 967-989.
34. XIONG, X., BARROS, E., AND ROSENSTIEL, W. 1994. A method for partitioning UNITY language in hardware and software. In Proceedings of the European Conference on Design Automation (EURO-DAC '94, Grenoble, France, Sept. 19-23, 1994), J. Mermet, Ed. IEEE Computer Society Press, Los Alamitos, CA, 220-225.
35. YANG, H. H. AND WONG, D. F. 1995. New algorithms for min-cut replication in partitioned circuits. In Proceedings of the 1995 IEEE/ACM International Conference on Computer-Aided Design (ICCAD-95, San Jose, CA, Nov. 5-9, 1995), R. Rudell, Ed. IEEE Computer Society Press, Los Alamitos, CA, 216-222.