Microarchitecture-level power management

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 10, Issue 3, 2002, Pages 230-239

  Iyer, Anoop ^a,b   Marculescu, Diana ^a,c  

^a IEEE   (United States)

^b ADVANCED MICRO DEVICES   (United States)

^c CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Energy aware computing; Power management; Resource scaling; Voltage scaling

Indexed keywords

MICROARCHITECTURE; POWER MANAGEMENT;

COMPUTATIONAL COMPLEXITY; ENERGY UTILIZATION; INTERFACES (COMPUTER); MICROPROCESSOR CHIPS; OPTIMIZATION; PERSONAL COMPUTERS; RESPONSE TIME (COMPUTER SYSTEMS);

ELECTRIC POWER SUPPLIES TO APPARATUS;

EID: 0036625425     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2002.1043326     Document Type: Article

References (23)

1. L. Benini and G. de Micheli, "System-level power optimization: Techniques and tools," in Proc. Int. Symp. Low-Power Electronics Design, San Diego, CA, Aug. 1999, pp. 288-293.
2. N. Bellas, I. Hajj, and C. Polychronopoulos, "Using dynamic cache management techniques to reduce energy in a high-performance processor," in Proc. Int. Symp. Low-Power Electronics Design, San Diego, CA, Aug. 1999, pp. 64-69.
3. K. Ghose and M. B. Kamble, "Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation," in Proc. Int. Symp. Low-Power Electronics and Design, San Diego, CA, Aug. 1999, pp. 70-75.
4. "Advanced Configuration and Power Interface Specification," Compaq, Intel, Microsoft, Phoenix and Toshiba, http://www.acpi.info/spec.htm, 2000.
5. T. Pering and R. Brodersen, "The simulation and evaluation of dynamic voltage scaling algorithms," in Proc. Int. Symp. Low-Power Electronics Design, Monterey, CA, Aug. 1998, pp. 76-81.
6. A. Klaiber, The Technology Behind Crusoe Processors. Santa Clara, CA: Transmeta Corp., 2000.
7. D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimizations," in Proc. Int. Symp. Comput. Architecture (ISCA), Vancouver, Canada, May 2000, pp. 83-94.
8. W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "The design and use of simplepower: A cycle-accurate energy estimation tool," in Proc. 37th Design Automation Conf., May 2000, pp. 95-106.
9. V. Tiwari, S. Malik, A. Wolfe, and M. Lee, "Instruction level power analysis and optimization of software," J. VLSI Signal Processing, vol. 13, no. 1-2, 1996.
10. S. Manne, A. Klauser, and D. Grunwald, "Pipeline gating: Speculation control for energy reduction," in Proc. Int. Symp. Computer. Architecture (ISCA), Barcelona, Spain, May 1998, pp. 132-141.
11. D. Marculescu, "Profile driven code execution for low power dissipation," in Proc. Int. Symp. Low-Power Electronics Design, Rapallo, Portofino, Spain, Aug. 2000, pp. 253-255.
12. V. Zyuban and P. Kogge, "Optimization of high-performance superscalar architectures for energy-delay product," in Proc. Int. Symp. Low-Power Electronics Design, Rapallo, Portofino, Spain, Aug. 2000, pp. 84-89.
13. D. H. Albonesi, "Dynamic ipc/clock rate optimization," in Proc. Int. Symp. Comput. Architecture (ISCA), Barcelona, Spain, May 1998, pp. 282-292.
14. R. I. Bahar and S. Manne, "Power and energy reduction via pipeline balancing," in Proc. Int. Symp. Comput. Architecture, Goteborg, Sweden, May 2001, pp. 218-229.
15. D. Folegnani and A. Gonzalez, "Energy-effective issue logic," in Proc. Int. Symp. Comput. Architecture (ISCA), Goteborg, Sweden, May 2001, 230-239
16. S. Ghiasi, J. Casmira, and D. Grunwald, "Using IPC variation in workloads with externally specified rates to reduce power consumption," in Proc. Workshop Complexity Effective Design, Vancouver, Canada, May 2000.
17. M. C. Merten, A. R. Trick, C. N. George, J. C. Gyllenhaal, and W. W. Hwu, "A hardware-driven profiling scheme for identifying program hotspots to support runtime optimization," in Proc. Int. Symp. Comput. Architecture (ISCA), Atlanta, GA, May 1999, pp. 136-148.
18. S. Palacharla, N. P. Jouppi, and J. E. Smith, "Quantifying the Complexity of Superscalar Processors," University of Wisconsin-Madison, Dept. Comput. Sci., Tech. Rep. 1328, 1996.
19. K. Usami, and M. Horowitz, "Clustered voltage scaling technique for low-power design," in Proc. Workshop Low-Power Design, Monterey, CA, Aug. 1995, pp. 3-8.
20. D. Burger and T. M. Austin, "The Simplescalar Tool Set, Version 2.0," Univ. Wisconsin-Madison, Dept. Comput. Sci., Tech. Rep. 1342, 1997.
21. S. J. E. Wilton and N. P. Jouppi, "An Enhanced Access and Cycle Time Model for On-Chip Caches," Western Res. Lab., DEC, Tech. Rep. 93/5, 1994.
22. C. Lee, M. Potkonjak, and W. H. Mangione-Smith, "Mediabench: A tool for evaluating and synthesizing multimedia and communications systems," in Proc. Int. Symp. Microarchitecture (Micro), Research Triangle Park, NC, Dec. 1997, pp. 330-335.
23. H. Sanchez, B. Kuttanna, T. Olson, M. Alexander, G. Gerosa, R. Philip, and J. Alvarez, "Thermal Management System for High Performance PowerPC Microprocessors," in Proc. IEEE CompCon, San Jose, CA, Feb. 1997, pp. 325-330.