-
1
-
-
84866212857
-
High transconductance 0.1 μm pMOSFET
-
San Francisco, U.S.A., Dec.
-
(1992)
Technical Digest IEEE International Electron Devices Meeting 1992
, pp. 901-904
-
-
Taur, Y.1
Cohen, S.2
Wind, S.3
Lii, T.4
Hsu, C.5
Quinlan, D.6
Chang, C.7
Buchanan, D.8
Agnello, P.9
Mii, Y.10
Reeves, C.11
Acovic, A.12
Kesan, V.13
-
3
-
-
0028736932
-
A 0.05 μm-CMOS with ultra shallow source/drain junctions fabricated by 5 keV ion implantation and rapid thermal annealing
-
San Francisco, U.S.A., Dec.
-
(1994)
Technical Digest IEEE International Electron Devices Meeting 1994
, pp. 485-488
-
-
Hori, A.1
Nakaoka, H.2
Umimoto, H.3
Yamashita, K.4
Takase, M.5
Shimizu, N.6
Mizuno, B.7
Odanaka, S.8
-
4
-
-
0028735535
-
Tunneling gate oxide approach to ultra-high current drive in small geometry MOSFETs
-
San Francisco, U.S.A., Dec.
-
(1994)
Technical Digest IEEE International Electron Devices Meeting 1994
, pp. 593-596
-
-
Momose, H.S.1
Ono, M.2
Yoshitomi, T.3
Ohguro, T.4
Nakamura, S.5
Saito, M.6
Iwai, H.7
-
5
-
-
0023548196
-
Experimental technology and characterization of self-aligned 0.1 μm-gate-length low-temperature operation NMOS devices
-
Washington D.C., U.S.A., Dec.
-
(1987)
Technical Digest IEEE International Electron Devices Meeting 1987
, pp. 397-400
-
-
Sai-Halasz, G.A.1
Wordeman, M.R.2
Kern, D.P.3
Ganin, E.4
Rishton, S.5
Ng, H.Y.6
Zicherman, D.S.7
Moy, D.8
Chang, T.H.P.9
Dennard, R.H.10
-
10
-
-
0030383554
-
Low resistive ultra shallow junction for sub 0.1 μm MOSFETs formed by Sb implantation
-
San Francisco, U.S.A., Dec.
-
(1996)
Technical Digest IEEE International Electron Devices Meeting 1996
, pp. 579-582
-
-
Shibahara, K.1
Mifuji, M.2
Kawabata, K.3
Kugimiya, T.4
Furumoto, H.5
Tsuno, M.6
Yokoyama, S.7
Nagata, M.8
Miyazaki, S.9
Hirose, M.10
-
12
-
-
85008051623
-
High performance 0.15 μm CMOS
-
Kyoto, Japan, June
-
(1993)
Digest of Technical Papers 1993 Symposium on VLSI Technology
, pp. 93-94
-
-
Shahidi, G.G.1
Warnock, J.2
Acovic, A.3
Agnello, P.4
Blair, C.5
Bucelot, T.6
Burghartz, A.7
Crabbe, E.8
Cressler, J.9
Coane, P.10
Comfort, J.11
Davari, B.12
Fischer, S.13
Ganin, E.14
Gittleman, S.15
Keller, J.16
Jenkins, K.17
Klaus, D.18
Kiewtniak, K.19
Lii, T.20
McFarland, P.A.21
Ning, T.22
Polcari, M.23
Subbana, S.24
Sun, J.Y.25
Sunderland, D.26
Warren, A.C.27
Wong, C.28
more..
-
13
-
-
0027879328
-
High performance 0.1 μm CMOS devices with 1.5 V power supply
-
Washington D.C., U.S.A., Dec.
-
(1993)
Technical Digest IEEE International Electron Devices Meeting 1993
, pp. 127-130
-
-
Taur, Y.1
Wind, S.2
Mii, Y.J.3
Lii, Y.4
Moy, D.5
Jenkins, K.A.6
Chen, C.L.7
Coane, P.J.8
Klaus, D.9
Bucchignano, J.10
Thomson, M.G.R.11
Polcari, M.12
-
14
-
-
0029713063
-
A high-performance 0.08 μm CMOS
-
Honolulu, U.S.A., June
-
(1996)
Digest of Technical Papers 1996 Symposium on VLSI Technology
, pp. 12-13
-
-
Su, L.1
Subbanna, S.2
Crabbe, E.3
Agnello, P.4
Nowak, E.5
Schulz, R.6
Rauch, S.7
Ng, H.8
Newman, T.9
Ray, A.10
Hargrove, M.11
Acovic, A.12
Snare, J.13
Crowder, S.14
Chen, B.15
Sun, J.16
Davari, B.17
-
15
-
-
0033330347
-
Optimized halo structure for 80 nm physical gate CMOS technology with indium and antimony highly angled ion implantation
-
Washington D.C., U.S.A., Dec.
-
(1999)
Technical Digest IEEE International Electron Devices Meeting 1999
, pp. 645-648
-
-
Miyashita, K.1
Yoshimura, H.2
Takayanagi, M.3
Fujiwara, M.4
Adachi, K.5
Nakayama, T.6
Toyoshima, Y.7
-
19
-
-
0010116167
-
Quantitative evaluation of dopant loss in 5-10 keV As ion implantation for low-resistive, ultrashallow source/drain formation
-
April
-
(1999)
Jpn. J. Appl. Phys.
, vol.38
, Issue.4 B
, pp. 2324-2328
-
-
Koh, M.1
Egusa, K.2
Furumoto, H.3
Shirakata, T.4
Seo, E.5
Shibahara, K.6
Yokoyama, S.7
Hirose, M.8
-
23
-
-
0010219063
-
Antimony behavior in laser annealing process for ultra shallow junction formation
-
Tokyo, Japan, Sept.
-
(2001)
Ext. Abst. Int. Conf. on Solid State Devices and Materials
, pp. 236-237
-
-
Shibahara, K.1
Ishikawa, Y.2
Onimatu, D.3
Maeda, N.4
Mineji, A.5
Kagawa, K.6
Matuno, A.7
Nire, T.8
|