|
Volumn 19, Issue 3, 2002, Pages 37-45
|
Design for debug: Catching design errors in digital chips
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COMPUTATIONAL COMPLEXITY;
COMPUTER SIMULATION;
COMPUTER SOFTWARE;
DIGITAL INTEGRATED CIRCUITS;
DYNAMIC RANDOM ACCESS STORAGE;
ELECTRIC NETWORK ANALYSIS;
ERROR DETECTION;
FLIP FLOP CIRCUITS;
INTEGRATED CIRCUIT TESTING;
INTERFACES (COMPUTER);
MICROPROCESSOR CHIPS;
SILICON WAFERS;
CIRCUIT DEBUGGING;
DESIGN OF DEBUG;
STATIC TIMING ANALYSIS;
TEST ACCESS PORT;
INTEGRATED CIRCUIT LAYOUT;
|
EID: 0036575031
PISSN: 07407475
EISSN: None
Source Type: Journal
DOI: None Document Type: Article |
Times cited : (99)
|
References (10)
|