V TH-hopping scheme to reduce subthreshold leakage for low-power processors

IEEE Journal of Solid-State Circuits

Volumn 37, Issue 3, 2002, Pages 413-419

  Nose, Koichi ^a,b   Hirabayashi, Masayuki ^b   Kawaguchi, Hiroshi ^a,b   Lee, Seongsoo ^c   Sakurai, Takayasu ^a,b  

^a IEEE   (Japan)

^b INSTITUTE OF INDUSTRIAL SCIENCE   (Japan)

^c Ewha Womans University   (South Korea)

Author keywords

Back gate bias; Hardware software cooperation; Low voltage processor; Multimedia applications; V TH hopping

Indexed keywords

SUBTHRESHOLD LEAKAGE;

CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; COMPUTER SOFTWARE; IMAGE CODING; LEAKAGE CURRENTS; MULTIMEDIA SYSTEMS; REDUCED INSTRUCTION SET COMPUTING; THRESHOLD VOLTAGE; VOLTAGE CONTROL;

MICROPROCESSOR CHIPS;

EID: 0036504122     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.987094     Document Type: Article

References (12)

1. Clustered voltage scaling technique for low-power design
2. Run-time voltage hopping for low-power real-time systems
3. Boosted gate MOS (BGMOS): Device/circuit cooperation scheme to achieve leakage-free giga-scale integration
4. 1-V power supply high-speed digital circuits technology with multithreshold-voltage CMOS
5. 2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme
6. Static power optimization of deep submicron CMOS circuits for dual vt technology
7. Data driven signal processing: An approach for energy efficient computing
8. Technology scaling behavior of optimum reverse body bias for standby leakage power reduction in CMOS IC's
9. Design methodology of high performance microprocessor using ultra-low threshold voltage CMOS
10. CMOS with active well bias for low-power and RF/analog applications