메뉴 건너뛰기




Volumn 49, Issue 2, 2002, Pages 308-313

Threshold voltage roll-up/roll-off characteristic control in sub-0.2-μm single workfunction gate CMOS for high-performance DRAM applications

Author keywords

Buried channel; Halo structure; MOSFETs; N 2 implant; pFET; Silicon; Single workfunction gate; V t variation; Well RTA

Indexed keywords

BURIED CHANNEL; GATE OXIDATION; HALO IMPLANT; REVERSE SHORT CHANNEL EFFECT; SHORT CHANNEL EFFECT; SINGLE WORKFUNCTION GATE; SOURCE DRAIN IMPLANT; VARIATION;

EID: 0036475493     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.981222     Document Type: Article
Times cited : (6)

References (8)


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.