|
Volumn 49, Issue 2, 2002, Pages 308-313
|
Threshold voltage roll-up/roll-off characteristic control in sub-0.2-μm single workfunction gate CMOS for high-performance DRAM applications
e
IBM
(United States)
|
Author keywords
Buried channel; Halo structure; MOSFETs; N 2 implant; pFET; Silicon; Single workfunction gate; V t variation; Well RTA
|
Indexed keywords
BURIED CHANNEL;
GATE OXIDATION;
HALO IMPLANT;
REVERSE SHORT CHANNEL EFFECT;
SHORT CHANNEL EFFECT;
SINGLE WORKFUNCTION GATE;
SOURCE DRAIN IMPLANT;
VARIATION;
APPLICATION SPECIFIC INTEGRATED CIRCUITS;
DYNAMIC RANDOM ACCESS STORAGE;
GATES (TRANSISTOR);
INTEGRATED CIRCUIT MANUFACTURE;
ION IMPLANTATION;
NITROGEN;
OPTIMIZATION;
OXIDATION;
RAPID THERMAL ANNEALING;
SECONDARY ION MASS SPECTROMETRY;
SILICON WAFERS;
THRESHOLD VOLTAGE;
CMOS INTEGRATED CIRCUITS;
|
EID: 0036475493
PISSN: 00189383
EISSN: None
Source Type: Journal
DOI: 10.1109/16.981222 Document Type: Article |
Times cited : (6)
|
References (8)
|