Designing an asynchronous microcontroller using pipefitter

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn , Issue , 2002, Pages 488-493

  Blunno, Ivan ^a   Lavagno, Luciano ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ASYNCHRONOUS SEQUENTIAL LOGIC; COMPUTER HARDWARE DESCRIPTION LANGUAGES; COMPUTER SIMULATION; GENETIC ALGORITHMS; HIGH LEVEL LANGUAGES; LOGIC DESIGN; OPTIMIZATION;

ASYNCHRONOUS MICROCONTROLLER; PIPEFITTER; STANDARD CELL NETLIST; VERILOG HIGH DEFINITION LANGUAGE;

MICROCONTROLLERS;

EID: 0036397199     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. A. Bardsley and D. Edwards. Compiling the language Balsa to delay-insensitive hardware. In C. D. Kloos and E. Cerny, editors, Hardware Description Languages and their Applications (CHDL), pages 89-91, April 1997.
2. Kees van Berkel. Handshake Circuits: an Asynchronous Architecture for VLSI Programming, volume 5 of International Series on Parallel Computation. Cambridge University Press, 1993.
3. Kees van Berkel, Joep Kessels, Marly Roncken, Ronald Saeijs, and Frits Schalij. The VLSI-programming language Tangram and its translation into handshake circuits. In Proc. European Conference on Design Automation (EDAC), pages 384-389, 1991.
4. Ivan Blunno and Luciano Lavagno. Automated synthesis of micro-pipelines from behavioral Verilog HDL. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 84-92. IEEE Computer Society Press, April 2000.
5. Ivan Blunno and Mihai Lazarescu. Asynchronous scheduling/binding using a genetic approach. In MIPRO 2002, May 2002.
6. Daniel M. Chapiro. Globally-Asynchronous Locally-Synchronous Systems. PhD thesis, Stansford University, October 1984.
7. J. Cortadella M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev. Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. IEICE Transactions on Information and Systems, E80-D(3):315-325, March 1997.
8. René David. Modular design of asynchronous circuits defined by graphs. IEEE Transactions on Computers, 26(8):727-737, August 1977.
9. S. B. Furber, P. Day, J. D. Garside, N. C. Paver, and J. V. Woods. A micropipelined ARM. In T. Yanagawa and P. A. Ivey, editors, Proceedings of VLSI 93, pages 5.4.1-5.4.10, September 1993.
10. Ganesh Gopalakrishnan, Prabhakar Kudva, and Erik Brunvand. Peephole optimization of asynchronous macromodule networks. IEEE Transactions on VLSI Systems, 7(1):30-37, March 1999.
11. Lee A. Hollaar. Direct implementation of asynchronous control units. IEEE Transactions on Computers, C-31(12):1133-1141, December 1982.
12. Hans Jacobson, Erik Brunvand, Ganesh Gopalakrishnan, and Prabhakar Kudva. High-level asynchronous system design using the ACK framework. In Proc. International Symposium on Advanced Research in Asynchronous Circuit and Systems, pages 93-103. IEEE Computer Society Press, April 2000.
13. Joep Kessels and Ad Peters. The Tangram framework: Asynchronous circuits for low power. In Proc. of Asia and South Pacific Design Automation Conference, pages 255-260, February 2001.
14. Michiel Lighart, Karl Fant, Ross Smith, Alexader Taubin, and Alex Kondratyev. Asynchronous design using commercial HDL synthesis tools. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 114-125. IEEE Computer Society Press, April 2000.
15. Alain J. Martin. Compiling communicating processes into delay-insensitive VLSI circuits. Distributed Computing, 1(4):226-234, 1986.
16. Alain J. Martin. Programming in VLSI: From communicating processes to delay-insensitive circuits. In C. A. R. Hoare, editor, Developments in Concurrency and Communication, UT Year of Programming Series, pages 1-64. Addison-Wesley, 1990.
17. Alain J. Martin. Asynchronous datapaths and the design of an asynchronous adder. Formal Methods in System Design, 1(1):119-137, July 1992.
18. S. W. Moore, G. S. Taylor, P. A. Cunningham, R. D. Mullins, and P. Robinson. Self-calibrating clocks for globally asynchronous locally synchronous systems. In Proc. International Conf. Computer Design (ICCD), September 2000.
19. Ad M. G. Peeters. Single-Rail Handshake Circuits. PhD thesis, Eindhoven University of Technology, June 1996.
20. Montek Singh and Steven M. Nowick. High-throughput asynchronous pipelines for fine-grain dynamic datapaths. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 198-209. IEEE Computer Society Press, April 2000.
21. Ivan E. Sutherland. Micropipelines. Communications of the ACM, 32(6):720-738, June 1989.