Simultaneous driver sizing and buffer insertion using a delay penalty estimation technique

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2002, Pages 104-109

  Alpert, Charles ^a   Chu, Chris ^a   Gandham, Gopal ^a   Hrkic, Milos ^a   Hu, Jiang ^a   Kashyap, Chandramouli ^a   Quay, Stephen ^a  

^a IBM   (United States)

Author keywords

Algorithms; Design; Performance

Indexed keywords

ALGORITHMS; COMPUTATION THEORY; DYNAMIC PROGRAMMING; OPTIMIZATION;

BUFFER INSERTION;

INTEGRATED CIRCUIT LAYOUT;

EID: 0036377177     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/505388.505414     Document Type: Conference Paper

References (16)

1. Interconnect synthesis without wire tapering
2. Buffer insertion for noise and delay optimization
3. Buffer insertion with accurate gate and interconnect delay computation
4. Simultaneous driver and wire sizing for performance and power optimization
5. Simultaneous buffer and wire sizing for performance and power optimization
6. CMOS circuit speed and buffer optimization
7. Comments on 'An optimized output stage for MOS integrated circuits'
8. Simultaneous routing and buffer insertion for high performance interconnect
9. Optimal wire sizing and buffer insertion for low and a generalized delay model
10. An optimized output stage for MOS integrated circuits
11. A hybrid dynamic/quadratic programming algorithm for interconnect tree optimization
12. Interconnect layout optimization by simultaneous Steiner tree construction and buffer insertion
13. A simultaneous routing tree construction and fanout optimization algorithm
14. MERLIN: Semi-order-independent hierarchical buffered routing tree generation using local neighborhood search
15. Buffer placement in distributed RC-tree networks for minimal elmore delay
16. Simultaneous routing and buffer insertion with restrictions on buffer locations