메뉴 건너뛰기




Volumn 36, Issue 8, 2001, Pages 94-101

Interval-based analysis of software processes

Author keywords

Algorithms; Behavioral intervals; Design; Measurement; Performance; Software execution cost analysis; System level timing validation; Theory

Indexed keywords


EID: 17244370691     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/384196.384211     Document Type: Article
Times cited : (7)

References (19)
  • 2
    • 0009553426 scopus 로고    scopus 로고
    • Comparison of Context Switching Methods for Fine Grain Process Scheduling
    • Institute of Computer Engineering, Technical University of Braunschweig, Germany
    • Th. Benner, A. Österling, and R. Ernst. Comparison of Context Switching Methods for Fine Grain Process Scheduling. Technical Report CY-96-1, Institute of Computer Engineering, Technical University of Braunschweig, Germany, 1996.
    • (1996) Technical Report CY-96-1
    • Benner, Th.1    Österling, A.2    Ernst, R.3
  • 5
    • 0029271018 scopus 로고
    • Parametric dispatching of hard real-time taks
    • March
    • R. Gerber, W. Pugh, and M. Saksena. Parametric dispatching of hard real-time taks. IEEE Transaction on Computers, 44(3):471-479, March 1995.
    • (1995) IEEE Transaction on Computers , vol.44 , Issue.3 , pp. 471-479
    • Gerber, R.1    Pugh, W.2    Saksena, M.3
  • 12
    • 85037282113 scopus 로고    scopus 로고
    • Open SystemC Initiative. SystemC. http://www.systemc.org/.
    • SystemC
  • 13
    • 0002626333 scopus 로고    scopus 로고
    • Resolution of dynamic memory allocation and pointers for the behavioral synthesis from c
    • Paris, France, March
    • L. Semeria, K. Sato, and G. De Micheli. Resolution of dynamic memory allocation and pointers for the behavioral synthesis from c. In Design Automation and Test in Europe DATE'00, pages 312-319, Paris, France, March 2000.
    • (2000) Design Automation and Test in Europe DATE'00 , pp. 312-319
    • Semeria, L.1    Sato, K.2    De Micheli, G.3
  • 14
    • 0030206510 scopus 로고    scopus 로고
    • Instruction level power analysis and optimisation of software
    • August
    • V. Tiwari, S. Malik, and A. Wolfe. Instruction level power analysis and optimisation of software. The Journal of VLSI Signal Processing, 13(2/3):223-238, August 1996.
    • (1996) The Journal of VLSI Signal Processing , vol.13 , Issue.2-3 , pp. 223-238
    • Tiwari, V.1    Malik, S.2    Wolfe, A.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.