-
1
-
-
0004072686
-
-
Addison-Wesley, Reading, GB
-
A. V. Aho, R. Sethi, and J.D. Ullman. Compilers: Principles, Techniques and Tools. Addison-Wesley, Reading, GB, 1988.
-
(1988)
Compilers: Principles, Techniques and Tools
-
-
Aho, A.V.1
Sethi, R.2
Ullman, J.D.3
-
2
-
-
0009553426
-
Comparison of Context Switching Methods for Fine Grain Process Scheduling
-
Institute of Computer Engineering, Technical University of Braunschweig, Germany
-
Th. Benner, A. Österling, and R. Ernst. Comparison of Context Switching Methods for Fine Grain Process Scheduling. Technical Report CY-96-1, Institute of Computer Engineering, Technical University of Braunschweig, Germany, 1996.
-
(1996)
Technical Report CY-96-1
-
-
Benner, Th.1
Österling, A.2
Ernst, R.3
-
4
-
-
0003652206
-
-
Kluwer Academic Publishers
-
D. D. Gajski, J. Zhu, R. Dömer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, 2000.
-
(2000)
SpecC: Specification Language and Methodology
-
-
Gajski, D.D.1
Zhu, J.2
Dömer, R.3
Gerstlauer, A.4
Zhao, S.5
-
5
-
-
0029271018
-
Parametric dispatching of hard real-time taks
-
March
-
R. Gerber, W. Pugh, and M. Saksena. Parametric dispatching of hard real-time taks. IEEE Transaction on Computers, 44(3):471-479, March 1995.
-
(1995)
IEEE Transaction on Computers
, vol.44
, Issue.3
, pp. 471-479
-
-
Gerber, R.1
Pugh, W.2
Saksena, M.3
-
6
-
-
0032713797
-
Bounding pipeline and instruction cache performance
-
January
-
C. Healy, R. Arnold, F. Müller, D. Whalley, and M. Harmon. Bounding pipeline and instruction cache performance. IEEE Transactions on Computers, pages 53-70, January 1999.
-
(1999)
IEEE Transactions on Computers
, pp. 53-70
-
-
Healy, C.1
Arnold, R.2
Müller, F.3
Whalley, D.4
Harmon, M.5
-
8
-
-
0005181306
-
Embedded system design using the spi workbench
-
Tübingen, Germany, September
-
M. Jersak, D. Ziegenbein, F. Wolf, K. Richter, R. Ernst, F. Cieslok, J. Teich, K. Strehl, and L. Thiele. Embedded system design using the spi workbench. In Proceedings 3rd Forum on Design Languages, Tübingen, Germany, September 2000.
-
(2000)
Proceedings 3rd Forum on Design Languages
-
-
Jersak, M.1
Ziegenbein, D.2
Wolf, F.3
Richter, K.4
Ernst, R.5
Cieslok, F.6
Teich, J.7
Strehl, K.8
Thiele, L.9
-
12
-
-
85037282113
-
-
Open SystemC Initiative. SystemC. http://www.systemc.org/.
-
SystemC
-
-
-
13
-
-
0002626333
-
Resolution of dynamic memory allocation and pointers for the behavioral synthesis from c
-
Paris, France, March
-
L. Semeria, K. Sato, and G. De Micheli. Resolution of dynamic memory allocation and pointers for the behavioral synthesis from c. In Design Automation and Test in Europe DATE'00, pages 312-319, Paris, France, March 2000.
-
(2000)
Design Automation and Test in Europe DATE'00
, pp. 312-319
-
-
Semeria, L.1
Sato, K.2
De Micheli, G.3
-
14
-
-
0030206510
-
Instruction level power analysis and optimisation of software
-
August
-
V. Tiwari, S. Malik, and A. Wolfe. Instruction level power analysis and optimisation of software. The Journal of VLSI Signal Processing, 13(2/3):223-238, August 1996.
-
(1996)
The Journal of VLSI Signal Processing
, vol.13
, Issue.2-3
, pp. 223-238
-
-
Tiwari, V.1
Malik, S.2
Wolfe, A.3
-
16
-
-
0035310515
-
Execution cost interval refinement in static software analysis
-
April
-
F. Wolf and R. Ernst. Execution cost interval refinement in static software analysis. Journal of Systems Architecture, The EUROMICRO Journal, Special Issue on Modern Methods and Tools in Digital System Design, 47(3-4):339-356, April 2001.
-
(2001)
Journal of Systems Architecture, The EUROMICRO Journal, Special Issue on Modern Methods and Tools in Digital System Design
, vol.47
, Issue.3-4
, pp. 339-356
-
-
Wolf, F.1
Ernst, R.2
-
17
-
-
0008164842
-
Segment-wise timing and power measurement in software emulation
-
Munich, Germany, March
-
F. Wolf, J. Kruse, and R. Ernst. Segment-wise timing and power measurement in software emulation. In Proceedings of the IEEE/ACM Design, Automation and Test in Europe Conference, Designers' Forum, pages 165-169, Munich, Germany, March 2001.
-
(2001)
Proceedings of the IEEE/ACM Design, Automation and Test in Europe Conference, Designers' Forum
, pp. 165-169
-
-
Wolf, F.1
Kruse, J.2
Ernst, R.3
-
18
-
-
0031700191
-
Combining multiple models of computation for scheduling and allocation
-
Seattle, USA, March
-
D. Ziegenbein, R. Ernst, K. Richter, J. Teich, and L. Thiele. Combining multiple models of computation for scheduling and allocation. In Proceedings Sixth International Workshop on Hardware/Software Co-Design (Codes/CASHE '98), pages 9-13, Seattle, USA, March 1998.
-
(1998)
Proceedings Sixth International Workshop on Hardware/Software Co-Design (Codes/CASHE '98)
, pp. 9-13
-
-
Ziegenbein, D.1
Ernst, R.2
Richter, K.3
Teich, J.4
Thiele, L.5
-
19
-
-
0032320380
-
Representation of process mode correlation for scheduling
-
San Jose, USA, November
-
D. Ziegenbein, K. Richter, R. Ernst, J. Teich, and L. Thiele. Representation of process mode correlation for scheduling. In Proceedings International Conference on Computer-Aided Design (ICCAD '98), San Jose, USA, November 1998.
-
(1998)
Proceedings International Conference on Computer-Aided Design (ICCAD '98)
-
-
Ziegenbein, D.1
Richter, K.2
Ernst, R.3
Teich, J.4
Thiele, L.5
|