Low-voltage CMOS frequency synthesizer for ERMES pager application

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 48, Issue 9, 2001, Pages 826-834

  Hsu, June Ming ^a,b   Dehng, Guang Kaai ^a,c   Yang, Ching Yuan ^a,d   Yang, Chu Yuan ^b,e   Liu, Shen Iuan ^a  

^a IEEE   (Taiwan)

^b INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

^c NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^d HUAFAN UNIVERSITY   (Taiwan)

^e REALTEK SEMICONDUCTOR CORP   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS FREQUENCY SYNTHESIZER; DYNAMIC BACK-GATE FORWARD BIAS METHOD; EUROPEAN RADIO MESSAGE SYSTEM;

AMPLIFIERS (ELECTRONIC); CIRCUIT OSCILLATIONS; CMOS INTEGRATED CIRCUITS; ELECTRIC INDUCTORS; ELECTRIC POWER SUPPLIES TO APPARATUS; INTEGRATED CIRCUIT LAYOUT; MOSFET DEVICES; PAGING SYSTEMS; RADIO SYSTEMS; THRESHOLD VOLTAGE; VARIABLE FREQUENCY OSCILLATORS;

FREQUENCY SYNTHESIZERS;

EID: 0035456232     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.964995     Document Type: Article

References (15)

1. A 1.2 GHz CMOS dual-modulus prescaler using new dynamic D-type flip-flops
2. New dynamic flip-flops for high-speed dual-modulus prescaler
3. Nippon Precision Circuits Inc. Datasheet
4. Back-gate forward bias method for low-voltage CMOS digital circuits
5. A IV CMOS digital circuits with double-gate-driven MOSFET
6. Dynamic threshold pass-transistor logic for improved delay at low power supply voltages
7. A I V CMOS dynamic bate-gate forward bias prescaler for frequency synthesizer application
8. High-speed CMOS circuit technique
9. A 960-Mbs/pin interface for skew-tolerant bus using low jitter PLL
10. 5V-to 75V CMOS output interface circuits
11. A 2.7V 900MHz CMOS LNA and mixer
12. E-series components RF signal processing devices
13. An analysis and performance evaluation of a passive filter design technique for charge pump phase-locked loop