Energy-efficient design of battery-powered embedded systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 9, Issue 1, 2001, Pages 15-28

  Ŝimunić, Tajana ^a,b   Benini, Luca ^a,b   De Micheli, Giovanni ^a,b  

^a IEEE   (United States)

^b STANFORD UNIVERSITY   (United States)

Author keywords

Low power design; Performance tradeoffs; Power consumption model; System level

Indexed keywords

EMBEDDED PORTABLE APPLIANCES; INSTRUCTION LEVEL SIMULATORS; POWER CONSUMPTION MODEL;

COMPUTER AIDED ENGINEERING; COMPUTER SIMULATION; ENERGY DISSIPATION; ENERGY EFFICIENCY; ENERGY UTILIZATION; MICROPROCESSOR CHIPS; OPTIMIZATION; SYSTEMS ANALYSIS;

EMBEDDED SYSTEMS;

EID: 0035242857     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.920814     Document Type: Article

References (37)

1. SmartBadges: A wearable computer and communication system
2. A framework for estimating and minimizing energy dissipation of embedded HW/SW systems
3. Energy-driven integrated hardware-software optimizations using SimplePower
4. PowerScope: A tool for profiling the energy usage of mobile applications
5. Low power memory architectures for video applications
6. Efficient power co-estimation techniques for SOC design
7. Fast cache and bus power estimation for parameterized SOC design
8. A stochastic model for interconnections in custom integrated circuits
9. Cycle-accurate simulation of energy consumption in embedded systems
10. Energy-efficient design of battery-powered embedded systems
11. Battery-powered digital CMOS design
12. Techniques for low energy software
13. Influence of compiler optimizations on system power
14. The impact of battery capacity and memory bandwidth on CPU speed setting: A case study
15. Commercial NiMH technology evaluation
16. A PSPICE macromodel for lithium-ion battery systems
17. Instruction level power analysis and optimization of software
18. Power analysis of embedded software: A first step toward software power minimization
19. An energy conscious methodology for early design exploration of heterogeneous DSPs
20. Instruction scheduling for power reduction in processor-based system design
21. Coded representation of audio, picture, multimedia and hypermedia information
22. A compliant MPEG-1 layer II audio decoder with 16-bit arithmetic operations
23. An MPEG audio decoder based on 16-bit integer arithmetic and SIMD usage
24. Reducing power by optimizing the necessary precision/range of floating-point arithmetic
25. Information technology - Coding of moving pictures and associated audio for digital storage media up to 1.5 Mbit/s - Part 4: Compliance testing
26. Information technology - Generic coding of moving pictures and associated audio: Conformance
27. Maximizing multiprocessor performance with the SUIF compiler
28. Compiler transformations for high-performance computing