A symmetric approach to reduce the system bus load and power in multimedia algorithms

VLSI Design

Volumn 12, Issue 2, 2001, Pages 101-111

  Danckaert, K ^a   Kulkarni, C ^a   Catthoor, F ^a   De Man, H ^a   Tiwari, V ^a  

^a IMEC   (Belgium)

Author keywords

Bandwidth reduction; Bus load reduction; Low power design; Medical imaging; Memory optimization; Multimedia

Indexed keywords

ALGORITHMS; BANDWIDTH COMPRESSION; DATA STORAGE EQUIPMENT; ELECTRIC POWER SUPPLIES TO APPARATUS; MEDICAL IMAGING; OPTIMIZATION; STORAGE ALLOCATION (COMPUTER);

BANDWIDTH REDUCTION; BUS LOAD REDUCTION; LOW POWER DESIGN; MEMORY OPTIMIZATION; MULTIMEDIA ALGORITHMS;

MULTIMEDIA SYSTEMS;

EID: 0034923062     PISSN: 1065514X     EISSN: None     Source Type: Journal    
DOI: 10.1155/2001/61965     Document Type: Article

References (24)

1. The SUIF compiler for scalable parallel machines
2. Automatic segmentation of cardiac MR images
3. Cache-conscious data placement
4. System level transformations for low power data transfer and storage
5. Nonlinear array layouts for hierarchical memory systems
6. System level memory optimization for hardware-software co-design
7. Memory size reduction through storage order optimization for embedded parallel multimedia applications
8. Architecture-driven synthesis techniques for VLSI implementation of DSP algorithms
9. Some efficient solutions to the affine scheduling problem
10. Energy dissipation in general-purpose microprocessors
11. Enhancing spatial locality via data layout optimizations
12. A framework for unifying reordering transformations
13. Advanced data layout organization for multi-media applications
14. Allocation of multiport memories for hierarchical data streams
15. Array data layout for reduction of cache conflicts
16. High-level address optimization and synthesis techniques for data-transfer intensive applications
17. Data transformations for eliminating conflict misses
18. QSDPCM - A new technique in scene adaptive coding
19. Schedule-independent storage mapping for loops
20. Power analysis of embedded software: A first step towards software power minimization
21. Memory reuse analysis in the polyhedral model
22. Improving locality and parallelism in nested loops
23. Power exploration for data dominated video applications
24. Formalized methodology for data reuse exploration for low-power hierarchical memory mappings