System-level transformations for low power data transfer and storage

Low-Power CMOS Design

Volumn , Issue , 1998, Pages 609-618

  Catthoor, Francky ^a,b   Wuytack, Sven ^a   de Greef, Eddy ^a   Franssen, Frank ^a   Nachtergaele, Lode ^a   de Man, Hugo ^a,b  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 52549114724     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1109/9780470545058.sect14     Document Type: Chapter

References (36)

1. W. Geurts, F. Franssen, M. van Swaaij, F. Catthoor, H. De Man, and M. Moonen, “Memory and data-path mapping for image and video applications,” in Application-driven architecture synthesis, F. Catthoor and L. Svensson (eds.), Boston, MA: Kluwer, 1993, pp. 143-166.
2. I. Verbauwhede, F. Catthoor, J. Vandewalle, and H. De Man, “Background memory management for the synthesis of algebraic algorithms on multiprocessor DSP chips,” Proc. VLSI’89, lnt. Conf. on VLSI, Munich, Germany, Aug. 1989, pp. 209-218.
3. F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, and H. De Man, “Global communication and memory optimizing transformations for low power signal processing systems,” in VLSI Signal Processing VII, J. Rabaey, P. Chau, and J. Eldon (eds.). New York, NY: IEEE Press, 1994, pp. 178-187.
4. T. H. Meng, B. Gordon, E. Tsem, and A. Hung, “Portable video-on-demand in wireless communication,” specialissue on “Low power design” of the Proceedings of the IEEE, voi. 83, no. 4, April 1995, pp. 659-680.
5. V. Tiwari, S. Malik, and A. Wolfe, “Power analysis of embedded software: A first step towards software power minimization,” IEEE Trans, on VLSI Systems, voi. 2, no. 4, Dec. 1994, pp. 437-445.
6. M. van Swaaij, F. Franssen, F. Catthoor, and H. De Man, “Automating high-level control flow transformations for DSP memory management,” in VLSI Signal Processing V, K. Yao, R. Jain, and W. Przytula (eds.), New York, NY: IEEE Press, 1992, pp. 397-406.
7. F. Franssen, L. Nachtergaele, H. Samsom, F. Catthoor, and H. De Man, “Control flow optimization for fast system simulation and storage minimization,” Proc. 5th ACM/IEEE Europ. Design and Test Conf, Paris, France, Feb. 1994, pp. 20-24.
8. F. Catthoor, W. Geurts, and H. De Man, “Loop transformation methodology for fixed-rate video, image and telecom processing applications,” Proc. Intnl. Conf. on Applic.-Spec. Array Processors, Aug. 1994, pp. 427-438.
9. E. De Greef, F. Catthoor, and H. De Man, “Memory organization for video algorithms on programmable signal processors,” Proc. IEEE lnt. Conf. on Computer Design, Austin TX, Oct. 1995, pp. 552-557.
10. L. Nachtergaele, D. Moolenaar, B. Vanhoof, F. Catthoor, and H. De Man, “System-level power optimization of video codecs on embedded cores: A systematic approach,” Journal of VLSI Signal Processing, Boston, MA: Kluwer, 1998.
11. K. Danckaert, F. Catthoor, and H. De Man, “System-level memory management for weakly parallel image processing, “Lecture notes in computer science” series, Proc. EuroPar Conference, Lyon, France, Springer Verlag, August 1996, pp. 217-225.
12. D. Singh, J. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal, N. Sehgal, and T. Mozdzen, “Power conscious CAD tools and methodologies: A perspective,” specialissue on “Low power design” of the Proceedings of the IEEE, voi. 83, no. 4, April 1995, pp. 570-594.
13. T. Seki, E. Itoh, C. Furukawa, I. Maeno, T. Ozawa, H. Sano, and N. Suzuki, “A 6-ns 1-Mb CMOS SRAM with latched sense amplifier,” IEEE J. of Solid-state Circuits, voi. SC-28, no. 4, Apr. 1993, pp. 478-483.
14. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, and P. Slock, “System exploration for custom low power data storage and transfer,” chapter in “Digital signal processing for multimedia systems,” K. Parili and T. Nishitani (eds.), New York: Marcel Dekker, Inc., 1998.
15. S. Amarasinghe, J. Anderson, M. Lam, and C. Tseng, “The SUIF compiler for scalable parallel machines,” Proc. of the 7th SIAM Conf on Parallel Proc. for Scientific Computing, 1995.
16. U. Banerjee, R. Eigenmann, A. Nicolau, and D. Padua, “Automatic program parallelisation,” Proc. of the IEEE, invited paper, voi. 81, no. 2, Feb. 1993.
17. P. Lippens, J. van Meerbergen, W. Verhaegh, and A. van der Werf, “Allocation of multiport memories for hierarchical data streams,” Proc. IEEE Int. Conf. Comp. Aided Design, Santa Clara, CA, Nov. 1993.
18. L. Ramachandran, D. Gajski, and V. Chaiyakul, “An algorithm for array variable clustering,” Proc. 5th ACM/IEEE Europ. Design and Test Conf, Paris, France, Feb. 1994, pp. 262-266.
19. D. Kolson, A. Nicolau, and N. Dutt, “Minimization of memory traffic in high-level synthesis,” Proc. 31st ACM/IEEE Design Automation Conf, San Diego, CA, June 1994, pp. 149-154.
20. A. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, and R. W. Broder-sen, “Optimizing power using transformations,” IEEE Trans, on Comp.-aided Design, vol. CAD-14, no. 1, Jan. 1995, pp. 12-30.
21. P. Pirsch, N. Demassieux, and W. Gehrke, “VLSI architectures for video compression—a survey,” Proc. of the IEEE, invited paper, voi. 83, no. 2, Feb. 1995, pp. 220-246.
22. M. Harrand, M. Henry, P. Chaisemartin, P. Mougeat, Y. Durand, A. Tournier, R. Wilson, J. Herluison, J. Langchambon, J. Bauer, M. Runtz, and J. Bulone, “A single chip videophone encoder/decoder,” Proc. IEEE Int. Solid-State Circ. Conf, Feb. 1995, pp. 292-293.
23. S. Wuytack, F. Catthoor, and H. De Man, “Transforming set data types to power optimal data structures,” IEEE Trans, on Comp.-aided Design, voi. CAD-15, no. 6, June 1996, pp. 619-629.
24. L. Claesen, F. Catthoor, H. De Man, J. Vandewalle, S. Note, and K. Mertens, “A CAD environment for the thorough analysis, simulation and characterisation of VLSI implementable DSP systems,” Proc. IEEE Int. Conf. on Computer Design, Port Chester, NY, Oct. 1986, pp. 72-75.
25. L. De Coster, M. Engels, R. Lauwereins, and J. Peperstraete, “Global approach for compiled bit-true simulation of DSP systems,” “Lecture notes in computer science” series, Lyon, France, Springer Verlag, August 1996, pp. 236-239.
26. F. Franssen, F. Balasa, M. van Swaaij, F. Catthoor, and H. De Man, “Modeling multi-dimensional data and control flow,” IEEE Trans, on VLSI systems, voi. 1, no. 3, Sep. 1993, pp. 319-327.
27. F. Catthoor, M. Janssen, L. Nachtergaele, and H. De Man, “System-level data-flow transformation exploration and power-area trade-offs demonstrated on video codecs,” specialissue on Systematic trade-off analysis in signal processing systems design” in J. of VLSI Signal Processing, 1997.
28. H. Samsom, L. Claesen, and H. De Man, “SynGuide: an environment for doing interactive correctness preserving transformations,” in VLSI Signal Processing VI, L. Eggermont, P. Dewilde, E. Deprettere, and J. van Meerbergen (eds.), New York, NY: IEEE Press, 1993, pp. 269-277.
29. H. Samsom, F. Franssen, F. Catthoor, and H. De Man, “Verification of loop transformations for real time signal processing applications,” in VLSI Signal Processing VII, J. Rabaey, P. Chau, and J. Eldon (eds.), New York, NY: IEEE Press, 1994, pp. 269-277.
30. J. P. Diguet, S. Wuytack, F. Catthoor, and H. De Man, “Formalized methodology for data reuse exploration in hierarchical memory mappings,” accepted for Proc. IEEE Intnl. Symp. on Low Power Design, Monterey, Aug. 1997.
31. E. De Greef, F. Catthoor, and H. De Man, “Memory size reduction through storage order optimization for embedded parallel multimedia applications,” Intnl. Parallel Proc. Symp. (IPPS) in Proc. Workshop on “Parallel Processing and Multimedia,” Geneva, Switzerland, April 1997.
32. S. Wuytack, F. Catthoor, G. De Jong, B. Lin, and H. De Man, “Flow graph balancing for minimizing the required memory bandwidth,” Proc. 9th ACM/IEEE Intnl. Symp. on System-Level Synthesis, 1996, pp. 127-132.
33. C. Lin and S. Kwatra, “An adaptive algorithm for motion compensated colour image coding,” Proc. IEEE Globecom, 1984, pp. 47.1.1-4.
34. Y. Therasse, G. H. Petit, and M. Delvaux, “VLSI architecture of a SMDS/ATM router,” Annales des Télécommunications, vol. 48, no. 3-4, 1993, pp. 166-180.
35. L. Nachtergaele, F. Catthoor, B. Kapoor, D. Moolenaar, and S. Janssen, “Low power data transfer and storage exploration for H.263 video decoder system,” accepted for SpecialIssue on Very Low-Bit Rate Video Coding of IEEE Journal on Selected Areas in Communications, voi. 15, 1997.
36. F. Balasa, F. Catthoor, and H. De Man, “Background memory area estimation for multi-dimensional signal processing systems,” IEEE Trans, on VLSI Systems, vol. 3, no. 2, June 1995, pp. 157-172.