Memory size reduction through storage order optimization for embedded parallel multimedia applications

Parallel Computing

Volumn 23, Issue 12, 1997, Pages 1811-1837

  De Greef, Eddy ^a   Catthoor, Francky ^a,b   De Man, Hugo ^a,b  

^a IMEC   (Belgium)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Array storage order optimization; Memory reuse; Memory size reduction; Multimedia applications

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; DATA STORAGE EQUIPMENT; OPTIMIZATION;

MEMORY SIZE REDUCTION; MULTIMEDIA APPLICATIONS;

PARALLEL PROCESSING SYSTEMS;

EID: 0031342466     PISSN: 01678191     EISSN: None     Source Type: Journal    
DOI: 10.1016/s0167-8191(97)00089-6     Document Type: Article

References (25)

1. F. Balasa, F. Catthoor, H. De Man, Exact evaluation of memory size for multi-dimensional signal processing systems, in: Proc. ICCAD '93, Santa Clara, CA, 1993, pp. 669-672.
2. F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, H. De Man, Global communication and memory optimizing transformations for low power signal processing systems, in: Proc. IEEE workshop on VLSI signal processing, La Jolla, CA, Oct. 1994. Also in: J. Rabaey, P. Chau, J. Eldon (Eds.), VLSI Signal Processing VII, IEEE Press, New York, 1994, pp. 178-187.
3. F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, H. De Man, Global communication and memory optimizing transformations for low power signal processing systems, in: Proc. IEEE workshop on VLSI signal processing, La Jolla, CA, Oct. 1994. Also in: J. Rabaey, P. Chau, J. Eldon (Eds.), VLSI Signal Processing VII, IEEE Press, New York, 1994, pp. 178-187.
4. P. Chatterjee, Gigachips: Deliver affordable digital multi-media for work and play via broadband network and set-top box, in: Proc. IEEE Int. Solid-State Circ. Conf., San Francisco, CA, 1995, pp. 26-30.
5. M. Cierniak, W. Li, Unifying data and control transformations for distributed shared-memory machines, in: Proc. of the SIGPLAN '95 Conf. on Programming Language Design and Implementation, 1995.
6. K. Danckaert, F. Catthoor, H. De Man, System-level memory management for weakly parallel image processing, in: Proc. Euro-Par '96, Lyon, France, 1996.
7. A. Darte, T. Risset, Y. Robert, Loop nest scheduling and transformations, in: J.J. Dongarra, B. Tourancheau (Eds.), Environments and Tools for Parallel Scientific Computing, North-Holland, Amsterdam, 1993.
8. C. Eisenbeis, W. Jalby, D. Windheiser, F. Bodin, A strategy for array management in local memory, in: Proc. of the 4th Workshop on Languages and Compilers for Parallel Computing, 1991.
9. P. Feautrier, Some efficient solutions to the affine scheduling problem, Part II, Multidimensional time, International Journal of Parallel Programming 21 (1992).
10. W. Geurts, F. Franssen, M. van Swaaij, F. Catthoor, H. De Man, M. Moonen, Memory and data-path mapping for image and video applications, in: F. Catthoor, L. Svensson (Eds.), Application-driven architecture synthesis, Kluwer Academic Publishers, Boston, 1993, pp. 143-166.
11. R. Gonzalez, M. Horowitz, Energy dissipation in general-purpose microprocessors, IEEE Journal on Solid State Circuits 31 (9) (1996) 1277-1283.
12. W. Li, K. Pingali, A singular loop transformation framework based on non-singular matrices, in: Proc. of the Fifth Annual Workshop on Language and Compilers for Parallelism, New Haven, 1992.
13. T.H. Meng, B. Gordon, E. Tsem, A. Hung, Portable video-on-demand in wireless communication, Proceedings of the IEEE 83 (4) (1995) 659-680, Special issue on Low power electronics.
14. L. Nachtergaele, F. Catthoor, B. Kapoor, S. Janssens, D. Moolenaar, Low power storage exploration for H.263 video decoder system, in: W. Burleson, K. Konstantinides, T. Meng (Eds.), VLSI Signal Processing IX, IEEE press, 1996, pp. 115-124.
15. S. Rajopadhye, D. Wilde, Memory reuse analysis in the polyhedral model, in: Dagstuhl Seminar on Loop Parallelization, Dagstuhl, Germany, 1996.
16. L. Thiele, Compiler techniques for massive parallel architectures, in: P. Dewilde (Ed), State of the Art in Computer Science, Kluwer Academic Publishers, 1992, pp. 19-50.
17. V. Tiwari, S. Malik, A. Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on VLSI Systems 2 (4) (1994) 437-445.
18. E. De Greef, F. Catthoor, H. De Man, Reducing storage size for static control programs mapped onto parallel architectures, in: Dagstuhl Seminar on Loop Parallelization, Dagstuhl, Germany, 1996.
19. E. De Greef, F. Catthoor, H. De Man, Mapping real-time motion estimation type algorithms to memory efficient, programmable multi-processor architectures, Microprocessing and Microprogramming 41 (1995) 409-423.
20. E. De Greef, F. Catthoor, H. De Man, Array placement for storage size reduction in embedded multimedia systems, Submitted to the 11th International Conference on Application-specific Systems, Architectures and Processors, 1997.
21. J. Vanhoof, I. Bolsens, H. De Man, Compiling multi-dimensional data streams into distributed DSP ASIC memory, in: Proc. IEEE Int. Conf. on Computer Aided Design, 1991.
22. I. Verbauwhede, F. Catthoor, J. Vandewalle, H. De Man, In-place memory management of algebraic algorithms on application specific ic's, in: E.F. Deprettere, A.-J. van der Veen (Eds.), Algorithms and Parallel VLSI Architectures, volume B: Proceedings, Elsevier Science Publishers, 1991, pp. 353-362.
23. D. Wilde, S. Rajopadhye, Memory reuse analysis in the polyhedral model, in: Proc. Euro-Par '96, Lyon, France, 1996.
24. M.E. Wolf, M.S. Lam, A loop transformation theory and an algorithm to maximize parallelism, IEEE Transactions on Parallel and Distributed Systems 2 (4) (1991) 452-471.
25. S. Wuytack, F. Catthoor, L. Nachtergaele, H. De Man, Power exploration for data dominated video applications, in: Proc. Int. Symposium on Low Power Electronics and Design, Monterey, USA, 1996, pp. 359-364.