Low-energy encoding for deep-submicron address buses

Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers

Volumn , Issue , 2001, Pages 176-181

  Macchiarulo, L ^a   Macii, E ^a   Poncino, M ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY CODES; CAPACITANCE; DIGITAL SIGNAL PROCESSING; ENCODING (SYMBOLS); STATISTICAL METHODS; SWITCHING;

DEEP-SUBMICRON ADDRESS BUSES;

DATA TRANSFER;

EID: 0034875744     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. Bus-invert coding for low-power I/O
2. Low-power encodings for global communication in CMOS VLSI
3. Partial bus-invert coding for power optimization of system level bus
4. Architectures and synthesis algorithms for power-efficient bus interfaces
5. Saving power in the control path of embedded processors
6. Asymptotic zero-transition activity encoding for address buses in low-power microprocessor-based systems
7. Some issues in gray code addressing
8. Address bus encoding techniques for system-level power optimization
9. Reducing power consumption of core-based systems by address bus encoding
10. Working-zone encoding for reducing the energy in microprocessor address buses
11. A coding frame-work for low power address and data busses
12. Signal coding for low power: Fundamental limits and practical realizations
13. Bus energy minimization by transition pattern coding (TPC) in deep SubMicron technologies
14. Coupling-driven signal encoding scheme for low-power interface design
15. Computer solution of the traveling salesman problelm