Hardware-software multi-level partitioning for distributed embedded multiprocessor systems

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E84-A, Issue 2, 2001, Pages 614-626

  Lee, Trong Yen ^a   Hsiung, Pao Ann ^a   Chen, Sao Jie ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Clustering; Codesign; Distributed embedded multiprocessor system; Multilevel partitioning; Sharing

Indexed keywords

ALGORITHMS; COMPUTER HARDWARE; DISTRIBUTED COMPUTER SYSTEMS; EMBEDDED SYSTEMS; HEURISTIC METHODS; HIERARCHICAL SYSTEMS; PROGRAM PROCESSORS;

DISTRIBUTED EMBEDDED MULTIPROCESSPOR SYSTEMS (DEMS); MULTI-LEVEL PARTITIONING (MLP);

MULTIPROCESSING SYSTEMS;

EID: 0034836765     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (27)

1. R.S. Raman, R.S. Nutter, and Y.V. Reddy, "A production system for intelligent monitoring systems," IEEE Trans. Ind. Appl., vol.24, no.5, pp.862-865, Sept./Oct. 1988.
2. R.K. Gupta, Co-synthesis of Hardware and Software for Digital Embedded Systems, Ph.D. Thesis, Stanford University, Dec. 1993.
3. R.K. Gupta and G. De Micheli, "Hardware-software cosynthesis for digital systems," IEEE Design and Test of Computers, vol.10, no.3, pp.29-41, Sept. 1993.
4. G.D. Micheli, D.C. Ku, F. Mailhot, and T. Truong, "The Olympus synthesis system for digital design," IEEE Design and Test of Computers, vol.7, no.5, pp.37-53, Oct. 1990.
5. R. Ernst, J. Henkel, and T. Benner, "Hardware-software cosynthesis for microcontrollers," IEEE Design and Test of Computers, vol.10, no.4, pp.64-75, Dec. 1993.
6. D. Herrmann, J. Henkel, and R. Ernst, "An approach to the adaptation of estimated cost parameters in the COSYMA system," Proc. International Workshop on Hardware-Software Co-Design, pp. 100-107, 1994.
7. F. Vahid, J. Gong, and D.D. Gajski, "A binary-constraint search algorithm for minimizing hardware during hardware/software partitioning," Proc. European Design Automation Conference, pp.214-219, 1994.
8. E. Barros, W. Rosenstiel, and X. Xiong, "A method for partitioning UNITY language in hardware and software," Proc. European Design Automation Conference, pp.220-225, 1994.
9. A. Jantsch, P. Ellervee, J. Oberg, A. Hermani, and H. Tenhumen, "Hardware/software partition and minimizing memory interface traffic," Proc. European Design Automation Conference, pp.226-231, 1994.
10. A.P. Kalavade and E.A. Lee, "A global criticality/local phase driven algorithm for the constrained hardware/software partition problem," Proc. International Workshop on Hardware-Software Co-Design, pp.42-48, 1994.
11. A.P. Kalavade, System-Level Codesign of Mixed Hardware-Software Systems, Ph.D. Thesis, University of California, Berkeley, Sept. 1995.
12. T.Y. Yen and W. Wolf, Hardware-Software Co-synthesis of Distributed Embedded Systems, Kluwer Academic Publishers, 1996.
13. R.P. Dick and N.K. Jha, "MOGAC: A multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems," IEEE Trans. Comput.-Aided Des. Integrated Circuits & Syst., vol.17, no.10, pp.920-935, Oct. 1998.
14. B.P. Dave, G. Lakshminarayana, and N.K. Jha, "COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems," IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol.7, no.1, pp.92-104, March 1999.
15. A. Kalavade and P.A. Subrahmanyam, "Hardware/software for multifunction systems," IEEE Trans. Comput.-Aided Des. Integrated Circuits & Syst., vol.17, no.9, pp.819-837, Sept. 1998.
16. B. Dave and N. Jha, "COHRA: Hardware-software co-synthesis of hierarchical distributed embedded system architectures," Proc. 1998 International Conference on VLSI Design, pp.347-354, 1998.
17. J. Kenkel and R. Ernst, "A hardware/software partitioner using a dynamically determined granularity," Proc. 1997 International Conference on Design Automation, pp.691-696, 1997.
18. G. Quan, X. Hu, and G. Greenwood, "Preference-driven hierarchical hardware/software partitioning," Proc. 1999 International Conference on Computer Design, pp.652-658, 1999.
19. J. Rumbaugh, M. Blaha, W. Premerlani, F. Eddy, and W. Lorensen, Object-Oriented Modeling and Design, Prentice-Hall, Englewood Cliffs, NJ, USA, 1991.
20. T.-Y. Lee, P.-A. Hsiung, and S.-J. Chen, "A case study in hardware-software codesign of distributed systems - Vehicle parking management system," Proc. 1999 International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA'99), vol.6, pp.2982-2987, June 1999.
21. P.-A. Hsiung, "CMAPS: A cosynthesis methodology for application-oriented parallel systems," ACM Trans. Design Automation of Electronic Systems, vol.5, no.1, pp.51-81, Jan. 2000.
22. P.-A. Hsiung, C.-H. Chen, T.-Y. Lee, and S.-J. Chen, "ICOS: An intelligent concurrent object-oriented synthesis methodology for multiprocessor systems," ACM Trans. Design Automation of Electronic Systems, vol.3, no.2, pp.109-135, April 1998.
23. B.W. Kernighan and S. Lin, "An efficient heuristic procedure for partitioning graphs," The Bell System Technical Journal, vol.49, pp.291-307, 1970.
24. S. Kirkpatrick, "Optimization by simulated annealing: Quantitative studies," J. Statistical Physics, vol.34, pp.975-986, 1984.
25. J.-F. Lin, W.-B. See, and S.-J. Chen, "Performance bounds on scheduling parallel tasks with communication cost," IEICE Trans. Inf. & Syst., vol.E78-D, no.3, pp.263-268, March 1995.
26. J.-F. Lin and S.-J. Chen, "An analysis of multiprocessor tasks scheduling," Computer Systems Science and Engineering, vol.11, no.2, pp.117-120, March 1996.
27. J.-F. Lin and S.-J. Chen, "Scheduling algorithm for non-preemptive multiprocessor tasks," Computers and Mathematics with Applications, vol.28, no.4, pp.85-92, 1994.