An embedded programmable core for the implementation of high performance digital filters

Proceedings of the Annual IEEE International ASIC Conference and Exhibit

Volumn , Issue , 2001, Pages 169-174

  Hounsell, B I ^a   Arslan, T ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; DIGITAL FILTERS; FAULT TOLERANT COMPUTER SYSTEMS; LOGIC CIRCUITS; PARALLEL PROCESSING SYSTEMS; RANDOM PROCESSES;

CONFIGURABLE LOGIC BLOCKS; PROGRAMMABLE LOGIC ARRAY; STOCHASTIC ALGORITHM; SYSTEM-ON-CHIP DEVICES;

EMBEDDED SYSTEMS;

EID: 0034781586     PISSN: 10630988     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. Design techniques for silicon compiler implementations of high-speed FIR digital filters
2. An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients
3. Primitive operator digital filters
4. Architectural synthesis of digital filters for ASIC implementation
5. Configurable structures for a primitive operator digital filter FPGA
6. An efficient FIR filter architecture
7. A gate array chip for high frequency DSP applications
8. Micropipeline architecture for multiplier-less FIR filters
9. An efficient multiplierless FIR filter chip with variable-length taps
10. Rapid prototyping of fault tolerant VLSI systems
11. A computer program for designing optimum FIR linear phase digital filters
12. Genetic algorithms in search optimization and machine learning