G-link and gigabit ethernet compliant serializer for LHC data transmission

IEEE Nuclear Science Symposium and Medical Imaging Conference

Volumn 2, Issue , 2000, Pages

  Moreira, P ^a   Toifl, T ^a   Kluge, A ^a   Cervelli, G ^a   Faccio, F ^a   Marchioro, A ^a   Christiansen, J ^a  

^a CERN   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COLLIDING BEAM ACCELERATORS; COMPUTER NETWORKS; DATA ACQUISITION; DATA COMMUNICATION SYSTEMS; DOSIMETRY; IRRADIATION; OPTICAL LINKS;

GIGABIT ETHERNET COMPLIANT SERIALIZER; LARGE HADRON COLLIDER; RADIATION TOLERANT TRANSMITTER;

NUCLEAR PHYSICS;

EID: 0034593851     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. IEEE Std 802.3, 1998 Edition
2. C. Yen, R. Walker, P. Petruno, C. Stout, B. Lai and W. McFarland, "G-Link: "Achipset for Gigabit-Rate Data Communication," Hewlett-Packard Journal, Oct. 92.
3. F. Vasey, C. Azevedo, G. Cervelli, K. Gill, R. Grabit and F. Jensen, "Optical links for the CMS Tracker," Proc. of the fifth workshop on electronics for LHC experiments, pp. 175-179, Snowmass, 1999
4. "The 12C-BUS specification", Philips Semiconductors,Version 2.1, January 2000
5. C. M. Maunder and R. E. Tulloss, "The Test Access Port and Boundary-Scan Architecture," IEEE Computer Society Press, 1990
6. K. Kloukinas, F. Faccio, A. Marchioro and P. Moreira, "Development of a radiation tolerant 2.0V standard cell library using a commercial deep submicron CMOS technology for the LHC experiments" Proc. of the fourth workshop on electronics for LHC experiments, pp. 574-580, Rome, 1998
7. J. Maneatis, "Low-jitter process-independent DLL and PLL based on self-biased techniques," IEEE J. Solid-State Circuits, vol. 30, pp. 1259-1266, Nov. 1996.
8. I. Novof, J. Austin, R. Kelkar, D. Strayer and S. Wyatt, "Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and ±50 ps jitter," IEEE J. Solid-State Circuits, vol. 30, pp. 1259-1266, Nov. 1996.
9. P. Jarron, et al., "Deep submicron CMOS technologies for the LHC experiments," Nuclear Physics B (Proc Suppl.), vol. 78, pp. 625-634, 1999
10. P. Moreira, J. Christiansen, A. Marchioro, E. van der Bij, K. Kloukinas, M. Campbell and G. Cervelli, "A 1.25Gbit/s Serializer for LHC Data and Trigger Optical Links", Proceedings of the Fifth Workshop on Electronics for LHC Experiments, Snowmass, Colorado, USA, 20-24 September 1999, pp. 194-198
11. M. Huhtinen and F. Faccio, "Computational method to estimate Single Event Upset rates in an accelerator environment", Nuclear Instruments and Methods A, 450, pp. 155-170, 2000
12. V. Puget, D. Lewis, H. Lapuyade, R. Briand, P. Fouillat, L. Sarget, M.-C. Calvet, "Validation of radiation hardened designs by pulsed laser testing and SPICE analysis," Microelectronics Reliability, Vol. 39, pp. 931-935, 1999