Computation of AB2 multiplier in GF(2m) using an efficient low-complexity cellular architecture

IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

Volumn E83-A, Issue 12, 2000, Pages 2657-2663

  Liu, Chung Hsin ^a   Huang, Nen Fu ^a   Lee, Chiou Yng ^b  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b CHUNGHWA TELECOM CO LTD   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; DIGITAL ARITHMETIC; PARALLEL PROCESSING SYSTEMS; POLYNOMIALS;

BIT-PARALLEL CELLULAR MULTIPLIERS;

MULTIPLYING CIRCUITS;

EID: 0034514785     PISSN: 09168508     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (12)

1. Y.R. Shayan, T. Le-Ngoc, and V.K. Bhargava, "Binarydecision approach to fast chien search for software decoding of BCH codes," IEE Proc., vol.134, Pt. F, no.6, pp.629-632, 1987.
2. J. Adamek, "Foundations of coding," A Wiley-Interscience Publication, John Wiley & Sons, Inc, 1991.
3. T. Itoh and S. Tsujii, "Structure of parallel multipliers for a class of fields GF(2m)," Info. Comp., vol.83, pp.21-40, 1989.
4. O.K. Koc and B. Sunar, "Low complexity bit-parallel canonical and normal basis multipliers for a class of finite fields," IEEE Trans. Comput., vol.47, no.3, pp.353-356, 1998.
5. H. Wu, M.A. Hasan, and L.F. Blake, "New low-complexity bit-parallel finite field multipliers using weakly dual bases," IEEE Trans. Comput., vol.47, no.ll, pp.1223-1234, 1998.
6. B.A. Laws, Jr. and O.K. Rushforth, "A cellular-array multiplier for GF(2m)," IEEE Trans. Comput., vol.C-20, no.12, pp.1573-1578, 1971.
7. C.C. Wang and D. Pei, "A VLSI design for computing exponentiations in GF(2m) and its application to generate pseudorandom number sequences," IEEE Trans. Comput., vol.39, no.2, pp.258-262, 1990.
8. S.-W. Wei, "A systolic power-sum circuit for GF(2m)," IEEE Trans. Comput., vol.43, no.2, pp.22G-229, 1994.
9. C.-L. Wang and J.-H. Guo, "New systolic arrays for C + AB'2, inversion, and division in GF(2m)," Proc. 1995 European Conference Circuit Theory Design (ECCTD'95), pp.431-434, Istanbul, Turkey, Aug. 1995.
10. S.-W. Wei, "VLSI architectures for computing exponentiations, multiplicative inverses, and divisions in GF(2m)," IEEE Trans. Circuit fc Syst.-II: Analog and Digital Signal Processing, vol.44, no.10, pp.847-855, Oct. 1997.
11. m)," Proc. 1995 Int. Symp. Communications (ISCOM'95), pp.493-500, Taipci, Taiwan, Dec. 1995.
12. J.G. Proakis and D.G. Manolakis, Digital signal processing principles algorithms, and applications, Prentice-Halls, 199G.