A Systolic Power-Sum Circuit for GF(2m)

IEEE Transactions on Computers

Volumn 43, Issue 2, 1994, Pages 226-229

  Wei, Shyue Win ^a  

^a Department of Electrical Engineering China College of Engineering ^*  (Taiwan)

Author keywords

Coding theory; finite field; systolic array circuit

Indexed keywords

ADDERS; ALGORITHMS; COMPUTATION THEORY; COMPUTATIONAL METHODS; ENCODING (SYMBOLS); ERROR CORRECTION; LOGIC GATES; MULTIPLYING CIRCUITS; NUMBER THEORY; POLES AND ZEROS; POLYNOMIALS; SHIFT REGISTERS;

CODING THEORY; FINITE FIELD; SYSTOLIC POWER SUM CIRCUITS;

CELLULAR ARRAYS;

EID: 0028374435     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.262128     Document Type: Article

References (12)

1. R. E. Blahut, Theory and Practice of Error Control Codes. Reading, MA: Addison-Wesley, 1983.
2. A. M. Michelson and A. H. Levesque, Error-Control Techniques for Digital Communication. New York: Wiley, 1985.
3. S. Lin and D. J. Costellor, Jr., Error Control Coding. Englewood Cliffs, NJ: Prentice-Hall, 1983.
4. H. M. Shao and I. S. Reed, “On the VLSI design of a pipeline Reed-Solomon decoder using systolic arrays,” IEEE Trans. Comput., vol. C-37, pp. 1273-1280, 1988.
5. H. Okano and H. Imai, “A construction method of high-speed decoders using ROM's for Bose-Chaudhuri-Hocquenghem and Reed-Solomon codes,” IEEE Trans. Comput., vol. C-36, pp. 1165-1171, 1987.
6. C.-L. Wang and W.-J. Bair, “A VLSI architecture for implementation of the decoder for binary BCH codes,” in Proc. Symp. Commun., TAiwan, Dec. 9-13, 1991, pp. 36-40.
7. S. W. Wei and C. H. Wei, “High speed decoder of Reed-Solomon codes,” IEEE Trans. Commun., to appear.
8. E. R. Beriekamp, “Bit-serial Reed-Solomon encoders,” IEEE Trans. Inform Theory, vol. IT-28, pp. 869-874, 1982.
9. C. C. Wang et al., “VLSI architectures for computing multiplications and inverses in GF(2 m ), IEEE Trans. Comput., vol. C-34, pp. 709-716, 1985.
10. C.-S. Yeh, S. Reed, and T. K. Truong, “Systolic multipliers for finite fields GF(2 m ), IEEE Trans. Comput., vol. C-33, pp. 357-360, 1984.
11. B. A. Laws, Jr. and C. K. Rushforth, “A cellular-array multiplier for GF(2 m ), IEEE Trans. Comput., vol. C-20, pp. 1573-1578, 1971.
12. C.-L. Wang and J.-L. Lin, “Systolic array implementation of multipliers for finite fields GF(2m),” IEEE Trans. Circuits Syst., vol. CAS-38, pp. 796800, 1991.