Generalized symmetries in boolean functions

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn 2000-January, Issue , 2000, Pages 526-532

  Kravets, Victor N ^a   Sakallah, Karem A ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BOOLEAN FUNCTIONS; ELECTRIC NETWORK ANALYSIS; ALGORITHMS; LOGIC CIRCUITS; MATRIX ALGEBRA;

BENCHMARK CIRCUIT; CASE-STUDIES; CIRCUIT STRUCTURES; COMPUTATIONAL REQUIREMENTS; FUNCTIONAL STRUCTURE; VARIABLE PERMUTATION;

COMPUTER AIDED DESIGN; COMPUTER AIDED LOGIC DESIGN;

CIRCUIT STRUCTURE; GENERALIZED SYMMETRIES; PERMUTATION;

EID: 0034474845     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2000.896526     Document Type: Conference Paper

References (23)

1. R. K. Brayton and C. McMullen. The decomposition and factorization of Boolean expressions. In Proc. IEEE Int. Symp. on Circuits and Systems, pp. 49-54, May 1982.
2. R. E. Bryant. Graph-based algorithms for Boolean function manipulation. IEEE Trans, on Computers, C-35(6):677-691, August 1986.
3. D. I. Cheng and M. Marek-Sadowska. Verifying equivalence of functions with unknown input correspondence. In Proc. European Design Automation Conf., pp. 81-85, February 1993.
4. C. R. Edwards and S. L. Hurst. A digital synthesis procedure under function symmetries and mapping methods. IEEE Trans, on Computers, C-27:985-997, 1978.
5. M. Hall. The Theory of Groups. Macmillan, New York, 1957.
6. G. D. Hachtel and F. Somenzi. Logic Synthesis and Verification Algorithms. Kluwer Academic Publishers, 1996.
7. M. C.Hansen, H. Yalcin, and J. P. Hayes. Unveiling the ISCAS- 85 benchmarks: A case study in reverse engineering. IEEE Design and Test of Computers, 16(3):72-80, July 1999.
8. U. Hinsberger and R. Kolla. Boolean matching for large libraries. in Proc. Design Automation Conf, pp. 206-211, June 1998.
9. S.-W. Jeong and T.-S. Kim and F. Somenzi. An efficient method for optimal BDD ordering computation. In Proc. Int. Conf on VLSI and CAD, November 1993.
10. B.-G. Kim and D. L. Dietmeyer. Multilevel logic synthesis of symmetric switching functions, IEEE Trans, on Computer- Aided Design of Integrated Circuits and Systems, 10(4):436- 446, April 1991.
11. V. N. Kravets and K. A. Sakallah. Constructive library-aware synthesis using symmetries. In Proc. Design, Automation and Test in Europe Conf, pp. 208-213, March 2000.
12. F. Mailhot and G. De Micheli. Technology mapping using Boolean matching. In Proc. European Design Automation Conf., pp. 180-185. March 1990.
13. J. Mohnke, P. Molitor, and S. Malik. Limits of using signatures for permutation independent Boolean comparison. InProc. Asia and South Pacific Design Automation Conf., pp. 459-464, August 1995.
14. D. Moller, J. Mohnke, and M. Weber. Detection of symmetry of Boolean functions represented by ROBDDs. In Proc. Int. Conf. on Computer-Aided Design, pp. 680-684, October 1993.
15. S. Panda, F. Somenzi, and B. F. Plessier. Symmetry detection and dynamic variable ordering of decision diagrams. In Proc. Int. Conf on Computer-Aided Design, pp. 628-631, November 1994.
16. I. Pomeranz and S. M. Reddy. On determining symmetries in inputs of logic circuits. lEEETrans. on Computer-Aided Design of Integrated Circuits, 13(11):1428-1434.
17. H. Savoj. Don't Cares in Multi-Level Network Optimization. Ph.D. thesis, University of California, Berkeley, 1992.
18. C. Scholl, D. Moller, P. Molitor, and R. Drechsler BDD minimization using symmetries. IEEE Trans, on Computer-Aided Design of Integrated Circuits, 18(2):81-100, February 1999.
19. C E. Shannon. A symbolic analysis of relay and switching circuits. AIEE Trans 57:713-723; 1938.
20. C. C. Tsai and M Marek-Sadowska. Boolean matching using generalized Reed-Muller forms. In Proc. Design Automation Conf., pp. 339-344, June 1994.
21. C. C. Tsai and M. Marek-Sadowska. Generalized Reed- Muller forms as a tool to detect symmetries. IEEE Trans. on Computers, C-45 (1);772-781, August 1996.
22. http://www.eecs.umich.edu/-jhayes/iscas/benchmark.html.
23. S. Yang. Logic synthesis and optimization benchmarks user guide-version 3.0. Microelectronics Center of North Carolina, Research Triangle Park, NC, January 1991.