Boolean matching for large libraries

Proceedings - Design Automation Conference

Volumn , Issue , 1998, Pages 206-211

  Hinsberger, Uwe ^a   Kolla, Reiner ^b  

^a HighTec EDV Systeme GmbH   (Germany)

^b UNIVERSITY OF WÜRZBURG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CELLS; CYTOLOGY; EQUIVALENCE CLASSES; COMPUTATIONAL COMPLEXITY; COMPUTATIONAL METHODS; SUBROUTINES;

BOOLEAN MATCHING; BOOLEAN NETWORKS; CANONICAL REPRESENTATIVES; CELL LIBRARY; LIBRARY FUNCTIONS; SUB-CIRCUITS; TECHNOLOGY MAPPING; TIME COMPLEXITY;

BOOLEAN FUNCTIONS;

BOOLEAN MATCHING;

EID: 0031622875     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/277044.277100     Document Type: Conference Paper

References (11)

1. R.K. Brayton, R. Rudell, A. Sangiovanni-Vincentelli, and A.R. Wang. MIS: A Multiple-Level Logic Optimization System. IEEE Transactions on Computer- Aided Design, 6(6):1062-1081, November 1987.
2. E. Detjens, G. Ganot, A. Sangiovanni-Vincentelli, and A. Wang. Technology mapping in MIS. In Proceedings of the International Conference of Computer Aided Design, pages 116-119, 1987.
3. U. Hinsberger and R. Kolla. Matching a Boolean Function against a Set of Functions. Technical Report No. 185, Preprint-Reihe, Institut fur Informatik, Univer- sitat Wiirzburg, 1997.
4. U. Hinsberger and R. Kolla. TEMPLATE: A generic Technology Mapping Platform. Technical Report No. 186, Preprint-Reihe, Institut fur Informatik, Uni- versitat Wiirzburg, 1997.
5. U. Hinsberger and R. Kolla. Optimal Technology Mapping for Single Output Cells. In Proceedings of the 5th Great Lakes Symposium on VLSI, pages 14-19, March 1995.
6. K. Keutzer. DAGON: Technology Binding and Local Optimization by DAG Matching. In Proceedings of the 24th Design Automation Conference (DAC87), pages 341-347, June 1987.
7. F. Mailhot and G. de Micheli. Technology Mapping Using Boolean Matching and Don't Care Sets. In Proceedings of the European Design Automation Conference, pages 212-216, 1990.
8. J. Mohnke and S. Malik. Permutation and Phase Independent Boolean Comparison. In Proceedings of the European Design Automation Conference (EDAC93), pages 86-92, 1993.
9. R. Murgai, Y. Nishizaki, N. Shenoy, R.K. Brayton, and A. Sangiovanni-Vincentelli. Logic Synthesis for Programmable Gate Arrays. 27th ACM/IEEE Design Automation Conference, pages 620-625, 1990.
10. H. Savoj, M.J. Silva, R.K. Brayton, and A. Sangiovanni-Vincentelli. Boolean Matching in Logic Synthesis. In Proceedings of the European Design Automation Conference (EURODAC), pages 168-174, 1992.
11. S. Yang. Logic Synthesis and Optimization Benchmarks User Guide (Version 3.0). Technical report, Microelectronics Center of North Carolina, P.O. Box 12889, Research Triangle Park, NC 27709, January 1991.