Constructive library-aware synthesis using symmetries

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2000, Pages 208-213

  Kravet, Victor N ^a   Sakallah, Karem A ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FUNCTIONAL STRUCTURE; LOGIC SPECIFICATIONS; LOGIC SYNTHESIS; PHYSICAL STRUCTURES; SYMMETRY MEASURES; TRADITIONAL APPROACHES;

EXHIBITIONS;

EID: 0005637794     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2000.840040     Document Type: Conference Paper

References (19)

1. L. Benini, P. Vuillod, and G. De Micheli. Iterative re-mapping for logic circuits. IEEE TCAD IC, CAD-17(10):948- 964, October 1998.
2. F. M. Brown. Boolean Reasoning. Kluwer Academic Publishers, Boston, 1990.
3. R. E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE TC, C-35(6):677-691, August 1986.
4. D. L. Dietmeyer and P. Schneider. Identification of symmetry, redundancy and equivalence of boolean functions. IEEE TEC, EC-16(6):804-807, December 1967.
5. C. R. Edwardsand S. L. Hurst. Adigital synthesis procedure under function symmetries and mapping methods. IEEETC, C-27:985-997, 1978.
6. B. -G. Kim and D. L. Dietmeyer. Multilevel logic synthesis of symmetric switching functions. IEEE TCAD IC, 10(4):436-446, April 1991.
7. W. Kunz and D. Stoffel. Reasoning in Boolean Networks. Kluwer Academic Publishers, 1997.
8. Y. T. Lai, M. Pedram, and Sarma B. K. Vrudhula. BDD based decomposition of logic functions with application to FPGA synthesis. In Proc. 30th DAC, pages 642-647, June 1993.
9. E. Lehman, Y. Watanabe, J. Grodstein, and H. Harkness. Logic decomposition during technology mapping. In Proc. Int. Conf. Computer Design, pages 263-271, 1995.
10. D. Moller, J. Mohnke, and M. Weber. Detection of symmetry of boolean functions represented by ROBDDs. In Proc. ICCAD, pages 680-684, October 1993.
11. R. Murgai, R. K. Brayton, and A. Sangiovanni-Vincentelli. Optimum functional decompositions using encoding. In Proc. 31st DAC, pages 408-414, June 1994.
12. J. P. Roth and R. Karp. Minimization over boolean graphs. IBM J. Res. and Develop., 6(2):227-238, April 1962.
13. H. Sawada, T. Suyama, and A. Nagoya. Logic synthesis for look-up table based FPGAs using functional decomposition and support minimization. In IEEE ICCAD, pages 353-358, November 1995.
14. H. Sawada, S. Yamashita, and A. Nagoya. Restructuring logic representations with easily detectable simple disjunctive decompositions. In DATE, pages 755-759, February 1998.
15. C. Scholl, D. Moller, P. Molitor, and R. Drechsler. BDD minimization using symmetries. IEEE TCAD IC, 18(2):81- 100, February 1999.
16. E. M. Sentovich. SIS: A system for sequential circuit synthesis. Technical Report UCB/ERL M92/41, UC Berkeley, May 1992.
17. F. Somenzi. CUDD: CU Decision Diagram Package. University of Colorado, Boulder, 2. 1. 2 edition, April 1997.
18. B. Wurth, K. Eckl, and K. Antreich. Functional multipleoutput decomposition: theory and an implicit algorithm. In Proc. 32nd DAC, pages 54-59, June 1995.
19. S. Yang. Logic synthesis and optimization benchmarks user guide - ver. 3. 0. MCNC, Res. Triangle Park, NC, Jan. 1991.