Automatic target recognition with dynamic reconfiguration

Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology

Volumn 25, Issue 1, 2000, Pages 39-53

  Jean, Jack Shiann Ning ^a,b   Liang, Xuejun ^a,c   Drozd, Brian ^a,d   Tomko, Karen ^a   Wang, Yan ^a  

^a Wright State University   (United States)

^b UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^c BEIJING NORMAL UNIVERSITY   (China)

^d WRIGHT STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS; IMAGE ANALYSIS; IMAGE QUALITY; MICROPROCESSOR CHIPS;

INFRARED AUTOMATIC TARGET RECOGNITION (IR ATR);

RADAR TARGET RECOGNITION;

EID: 0033747187     PISSN: 09225773     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1008173519198     Document Type: Article

References (14)

1. J. Villasenor, B. Schoner, K. Chia, C. Zapata, H. Kim, C. Jones, S. Lansing, and B. Mangione-Smith, "Configurable Computing Solutions for Automatic Target Recognition," in IEEE Symposium on FPGA Custom Computing Machines, 1996, pp. 70-79.
2. M. Alderight, E.L. Gummati, V. Piuri, and G.R. Sechi, "A FPGA-based Implementation of a Fault-Tolerant Neural Architecture for Photon Identification," in Proc. of ACM/SIGDA International Symposium on FPGAs, 1997, pp. 166-172.
3. J.G. Eldrege and B.L. Hutchings, "Run-Time Reconfiguration: A Method for Enhancing the Functional Density of SRAM-based FPGAs," Journal of VLSI Signal Processing, vol. 12, pp. 67-86, 1996.
4. M.J. Wirthlin and B.L. Hutchings, "Sequencing Run-Time Reconfigured Hardware with Software," in ACM/SIGDA International Symposium on FPGAs, 1996, pp. 122-128.
5. S. Singh and R. Slous, "Accelerating Adobe Photoshop wilh lhe Reconfigurable Logic," in IEEE Symposium on FPGA Custom Computing Machines, 1998, pp. 18-26.
6. M. Shand and L. Moll, "Hardware/Software Integration in Solar Polarimelry," in IEEE Symposium on FPGA Custom Computing Machines, 1998, pp. 18-26.
7. W.E. King, T.H. Drayer, R.W. Conners, and P. Araman, "Using MORRPH in an Industrial Machine Vision System," in IEEE Symposium on FPGA Custom Computing Machines, 1996, pp. 18-26.
8. J.D. Hadley and B.L. Hucthings, "Designing A Partially Reconfigured System," in FPGAs for Fast Board Development and Reconfigurable Computing, in Proc. SPIE 2607, 1995, pp. 210-220.
9. J. Burns, A. Donlin, J. Hogg, S. Singh, and M. Wit, "A Dynamic Reconfiguration Run-Time System," in IEEE Symposium on FPGA Custom Computing Machines, 1997, pp. 66-75.
10. V. Yavagal, "A Resource Manager for Configurable Computing Systems," Master's thesis, Wright State University, July 1998.
11. J.S.N. Jean, K. Tomko, V. Yavagal, J. Shah, and R. Cook, "Dynamic Reconfiguration to Support Concurrent Applications," in IEEE Transactions on Computers, Special Issue on Configurable Computing, vol. 48, no. 6, June 1999, pp. 591-602.
12. W.R. Stevens, TCP/IP Illustrated, vol. 1, Reading, MA, USA: Addison-Wesley, 1994.
13. A. Rashid, J. Leonard, and W.H. Mangione-Smith, "Dynamic Circuit Generation for Solving Specific Problem Instances of Boolean Satisfiability," in IEEE Symposium on Field-Programmable Custom Computing Machines, April 1998, pp. 196-204.
14. P. Zhong, M. Martonosi, P. Ashar, and S. Malik, "Accelerating Boolean Satisfiability with Configurable Hardware," in IEEE Symposium on Field-Programmable Custom Computing Machines, April 1998, pp. 186-195.