Experience in validation of PowerPCTM microprocessor embedded arrays

Journal of Electronic Testing: Theory and Applications (JETTA)

Volumn 15, Issue 1, 1999, Pages 191-205

  Wang, Li C ^a,b,c   Abadir, Magdy S ^a,d,e  

^a MOTOROLA INC   (United States)

^b TEXAS A AND M UNIVERSITY   (United States)

^c LUCENT TECHNOLOGIES   (United States)

^d UNIVERSITY OF SASKATCHEWAN   (Canada)

^e UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARRAYS; MICROPROCESSOR CHIPS;

EMBEDDED ARRAYS; LOGIC VERIFICATION;

INTEGRATED CIRCUIT TESTING;

EID: 0033348669     PISSN: 09238174     EISSN: None     Source Type: Journal    
DOI: 10.1023/a:1008352805631     Document Type: Article

References (15)

1. N. Ganguly, M.S. Abadir, and M. Pandey, "PowerPC Array Verification Methodology Using Formal Verification Techniques," Proc. International Test Conference, Washington, DC, 1996, pp. 857-864.
2. M. Pandey, R. Raimi, D.L. Beatty, and R.E. Bryant, "Formal Verification of PowerPC™ Arrays Using Symbolic Trajectory Evaluation," Proc. 33rd Design Automation Conference, Las Vegas, NV, 1996.
3. M. Pandey, R. Raimi, R.E. Bryant, and M.S. Abadir, "Formal Verification of Content Addressable Memories Using Symbolic Trajectory Evaluation," Proc. 34rd Design Automation Conference, 1997.
4. Li-C. Wang and M.S. Abadir, "Automatic Generation of Assertions for Formal Verification of PowerPC™ Microprocessor Arrays," Proc. Design Automation Conference, 1998.
5. Li-C. Wang and M.S. Abadir, "Test Generation Based on High-Level Assertion Specification for PowerPC™ Microprocessor Embedded Arrays," Journal of Electronic Testing, No. 13, pp. 121-135, 1998.
6. Li-C. Wang, M.S. Abadir, and J. Zeng, "On Logic and Transistor Level Design Error Detection of Various Validation Approaches For PowerPC™ Microprocessor Arrays," Proc. VLSI Test Symposium, 1998.
7. PowerPC™ 603e RISC Microprocessor User's Manual, Motorola Semiconductor Technical Data 1995.
8. C.H. Malley and M. Dieudonne, "Logic Verification Methodology for PowerPC Microprocessors," Proc. 32nd Design Automation Conference, 1995, pp. 234-240.
9. C. Hunter, J. Slaton, J. Eno, R. Jessani, and C. Dietz, "The PowerPC603(tm) Microprocessor: An Array Built-In Self Test Mechanism," Proc. International Test Conference, 1994, pp. 388-394.
10. C.J.H. Seger and R.E. Bryant, "Formal Verification By Symbolic Evaluation of Partially-Ordered Trajectories," Formal Methods in System Design, Vol. 6, pp. 147-189, 1995.
11. R.E. Bryant, "Symbolic Simulation - Techniques and Applications," Proc. 27th Design Automation Conference, 1990.
12. R.E. Bryant, "Symbolic Boolean Manipulation with Ordered Binary Decision Diagrams," ACM Computing Surveys, Vol. 24, No. 3, Sept. 1992.
13. C.J.H. Seger, "Voss - A Formal Hardware Verification System: User's Guide," Technical Report 93-45, Department of Computer Science, University of British Columbia, 1993.
14. R.E. Bryant, "A Switch-Level Model and Simulator for MOS Digital Systems," IEEE Transactions on Computers, Vol. C-33, No. 2, pp. 160-177, Feb. 1984.
15. M.S. Abadir, J. Ferguson, and T.E. Kirkland, "Logic Design Verification via Test Generation," IEEE Transactions on Computer-Aided Design, Vol. 7, No. 1, Jan. 1988.