An adiabatic differential logic for low-power digital systems

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 46, Issue 9, 1999, Pages 1245-1250

  Lo, Chun Keung ^a   Chan, Philip C H ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

Adiabatic circuit; Differential cascode voltage logic; Low power digital system; Lowpower circuit

Indexed keywords

ADDERS; CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DIGITAL DEVICES; ELECTRIC NETWORK TOPOLOGY; ELECTRIC POWER SUPPLIES TO APPARATUS; LOGIC DESIGN;

ADIABATIC CIRCUIT TECHNIQUE; ADIABATIC DIFFERENTIAL CASCODE VOLTAGE SWITCH; COMPLIMENTARY PASS TRANSISTOR LOGIC; LOW POWER CIRCUIT; LOW POWER DIGITAL SYSTEM; POWER REDUCTION;

LOGIC CIRCUITS;

EID: 0033189794     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.793716     Document Type: Article

References (10)

1. W. Athas, L. Svensson, J. G. Koller, N. Tzartzanis, and E. Y.-C. Chou, "Low-power digital systems based on adiabatic-switching principles," IEEE Trans. VLSI Systems, vol. 2, no. 4, Dec. 1994.
2. J. S. Denker, "A review of adiabatic computing," in Proc. IEEE Symp. Low Power Electron., 1994, pp. 94-97.
3. A. Kramer, J. S. Denker, S. C. Avery, A. G. Dickinson, and T. R. Wik, "Adiabatic computing with the 2N-2N2D logic family," in Proc. IEEE Symp. VLSI Circuits Dig. Tech. Papers, June 1994, pp. 25-26.
4. A. G. Dickinson and J. S. Denker, "Adiabatic dynamic logic," IEEE J. Solid-state Circuits, vol. 30, pp. 311-355, Mar. 1995.
5. M. C. Knapp, P. J. Kindlmann, and M. C. Papaefthymiou, "Implementing and evaluating adiabatic arithmetic units," in Proc. IEEE Custom Integrated Circuits Conf., 1996, pp. 115-118.
6. K. Yano, T. Yamanaka, T. Nishida, M. Saito, K. Shimohigashi, and A. Shimizu, "A 3.8-ns CMOS 16 x 16 multiplier using complementary pass-transistor logic," IEEEJ. Solid-State Circuits, vol. 25, pp. 388-395, Apr. 1990.
7. K. M. Chu and D. I. Pulfrey, "Design procedures for differential cascode voltage switch circuits," IEEE J. Solid-State Circuits, vol. SC-21, pp. 1082-1087, Dec. 1986.
8. W. Athas, N. Tzartzanis, L. Svensson, L. Peterson, H. Li, X. Jiang, P. Wang, and W.-C. Liu, "AC-1: A clock-powered microprocessor," in Proc. Int. Symp. Low Power Electron. Designs, Aug. 1997, pp. 328-333.
9. Y. Moon and D. K. Jeong, "Efficient charge recovery logic," IEEE Symp. VLSI Circuits Dig. Tech. Papers, June 1995, pp. 129-130.
10. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473-484, Apr. 1992.