A 4k josephson memory

IEEE Transactions on Magnetics

Volumn 25, Issue 2, 1989, Pages 783-788

  Suzuki, H ^a   Fujimaki, N ^a   Tamura, H ^a   Imamura, T ^a   Hasuo, S ^a  

^a FUJITSU LABORATORIES LTD   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

LOGIC DEVICES--GATES; SUPERCONDUCTING DEVICES--JOSEPHSON JUNCTIONS;

AND GATE; HIGH-SPEED MEMORY; HIGH-VOLTAGE DRIVER GATE; JOSEPHSON MEMORY; SINGLE-FLUX-QUANTUM MEMORY CELL;

DATA STORAGE, DIGITAL;

EID: 0024627831     PISSN: 00189464     EISSN: 19410069     Source Type: Journal    
DOI: 10.1109/20.92404     Document Type: Article

References (17)

1. I. Hanyu, H. Suzuki, S. Hasuo, and T. Yamaoka, “A Josephson Latch-Decoder”, 13th Conf. Solid State Devices (Tokyo, Japan) 1981; also Japan. J. Appl. Phys., vol. 21, Supplement 21–1, pp. 307–310, 1982.
2. H. Suzuki, H. Shibayama, M. Kosugi, I. Hanyu, T. Igarashi, H. Hoko, T. Nakamura, S. Hasuo, and T. Yamaoka, “A 64-bit Josephson memory circuit”, 14th Conf. Solid State Devices (Tokyo, Japan) 1982; also Japan. J. Appl. Phys., vol. 22, Supplement 22–1, pp.601-602, 1983.
3. H. Suzuki, “Characteristics of single flux quantum Josephson memory cells”, FUJITSU Sci. Tech. J., vol. 19, pp.475-496, 496, Dec. 1983.
4. T. Igarashi, H. Suzuki, S. Hasuo, and T. Yamaoka, “A decoder with OR gates for a Josephson high-density memory circuit”, IEEE J. Solid-State Circuits, vol. sc-22, pp. 85–91, Feb. 1987.
5. H. Suzuki and S. Hasuo, “A diagonal address generator for a Josephson memory circuit”, IEEE J. Solid-State Circuits, vol. sc-22, pp. 92–97, Feb. 1987.
6. H. Suzuki and S. Hasuo, “A capacitively coupled SFQ Josephson memory cell”, IEEE Trans. Electron-devices, vol. 35, pp. 1137–1143, July 1988.
7. I. Kurosawa, H. Nakagawa, A. Yagi, S. Takada, and H. Hayakawa, “A 1-k bit Josephson RAM integrated with variable threshold cells”, Extended Abstracts of 16th Conf. Solid State Devices and Materials (Kobe) (1984) pp. 619–622.
8. Y. Wada, S. Nagasawa, and I. Ishida, “280-PS PS 6-bit RCJL decoder using high-drivability AND unit circuit for a 1-kbit Josephson cache memory”, IEEE Solid-State Circuits, vol. sc-22, pp. 892–898, Oct. 1987.
9. T. Nakanishi and S. Fujita, “Josephson NOR decoder circuit for Josephson memory arrays”, Japan. J. Appl. Phys., vol. 23, no.8, pp.1002-1006, 1984.
10. S. Takada, S. Kosaka, and H. Hayakawa, “Current injection logic gate with four Josephson junctions”, Proc. 11th Conf. Solid State Devices (Tokyo, Japan), 1979; also Japan, J. Appl. Phys., vol. 19, Suppl. 19–1, pp. 607–611, 1980.
11. S. Kotani, N. Fujimaki, T. Imamura, and S. Hasuo, “Ultrahigh-speed logic gate family with Nb/Al-AlO x /Nb Josephson junctions”, IEEE Trans. Electron-Devices, vol. ED-33, pp.379-384, Mar. 1986.
12. H. Ko, D. A. Petersen, and T. Van Duzer, “High-speed measurements of single gates; higher-voltage gates”, IEEE Trans. Mag., vol. MAG-23, pp.751-754, Mar. 1987.
13. H. H. Zappe, “A Subnanosecond Josephson tunneling memory cell with nondestructive readout”, IEEE J. Solid-State circuits, vol. SC-10, pp. 12–19, Feb. 1975.
14. R. E. Joynson, C. A. Neugebauer, and J. R. Rairden, “Thin film of niobium for cryotron ground planes”, J. Vac. Sci. Technol. vol.4 (4), pp.171-178, 1967.
15. R. F. Broom, P. G. Gueret, W. Kotyczka, T. O. Mohr, A. Moser, A. Oosenbrug, and P. Wolf, “Model for a 15ns 16K RAM with Josephson junctions,” IEEE J. Solid-State Circuits, vol. SC-14, pp. 690–699, Aug. 1979.
16. S. Morohashi, F. Shinoki, A. Shoji, M. Aoyagi, and H. Hayakawa, “High quality Nb/Al-AlOx/Nb Josephson junction”, Appl. Phys. Lett., vol. 46, pp.1179-1181, Jun. 1985.
17. H. Hoko, T. Imamura, S. Ohara, and S. Hasuo, “Application of sputtered SiO 2 insulator to Nb/A1O x /Nb Josephson junctions”, J. Appl. Phys., vol. 62, pp. 3432–3435, Oct. 1987.