570-ps 13-mW Josephson 1-kbit NDRO RAM

IEEE Journal of Solid-State Circuits

Volumn 24, Issue 5, 1989, Pages 1363-1371

  Nagasawa, Shuichi ^a   Wada, Yoshifusa ^a   Hidaka, Mutsuo ^a   Tsuge, Hisanao ^a   Ishida, Ichiro ^a   Tahara, Shuichi ^a  

^a NEC CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STORAGE, DIGITAL--RANDOM ACCESS; LOGIC CIRCUITS; SUPERCONDUCTING DEVICES--JOSEPHSON JUNCTIONS;

JOSEPHSON 1-KBIT NDRO RAM; JOSEPHSON DEVICE MEMORIES; NONDESTRUCTIVE READOUT (NDRO); RESISTOR-COUPLED JOSEPHSON LOGIC; THREE-JUNCTION INTERFEROMETER GATES;

DATA STORAGE, CRYOELECTRIC;

EID: 0024749138     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/JSSC.1989.572615     Document Type: Article

References (14)

1. W. H. Henkels and H. H. Zape, “An experimental 64-bit decoded Josephson NDRO random access memory,'’ IEEE J. Solid-State Circuits, vol. SC-13, no. 5, pp. 591–600, Oct. 1978.
2. W. H. Henkels, “Fundamental criteria for the design of high-per-formance readout random access memory cells and experimental confirmation,” J. Appl. Phys., vol. 50, no. 12, pp. 8143–8168, Dec. 1979.
3. S. M. Paris, W. H. Henkels, E. A. Valsamakis, and H. H. Zappe, “Basic design of a Josephson technology cache memory,” IBM J. Res. Develop., vol. 24, no. 2, pp. 143–154, Mar. 1980.
4. M. Yamamoto et al., “An experimental nanosecond Josephson IK RAM using 5-μm Pb-alloy technology,” IEEE Electron Device Lett., vol. EDL-4, no. 5, pp. 150–152, May 1983.
5. Y. Wada, M. Hidaka, S. Nagasawa, and I. Ishida, “AC- and DC-powered subnanosecond 1-kbit Josephson cache memory design,” IEEE J. Solid-State Circuits, vol. 23, no. 4, pp. 923–932, Aug. 1988.
6. Y. Wada, S. Nagasawa, and I. Ishida, “280-ps 6-bit RCJL decoder using high-drivability and unit circuit for a 1-kbit Josephson cache memory,” IEEE J. Solid-State Circuits, vol. SC-22, no. 5, pp. 892–898, Oct. 1987.
7. M. Hidaka, J. Sone, I. Ishida, and Y. Wada, “An AC-powered experimental memory circuit with a resistively loaded sense circuit,” IEEE Electron Device Lett., vol. EDL-6, no. 6, pp. 267–269, June 1985.
8. S. Nagasawa et al., “Nb multilayer planarization technology for a subnanosecond Josephson IK-bit RAM,” IEEE Trans. Magn., vol. 25, no. 2, pp. 777–782, Mar. 1989.
9. J. Sone, T. Yoshida, and H. Abe, “Resister coupled Josephson logic,” Appl. Phys. Lett., vol. 40, no. 8, pp. 741–744, Apr. 1982.
10. H. Gokan, M.Mukainaru, and N. Endo, “A uniform polymer coating technique for an etch back planarization process using low molecular polymers,” J. Electrochem. Soc., vol. 135, pp. 1019–1020, 1988.
11. S. Nagasawa, H. Tsuge, and Y. Wada, “Planarization technology for Josephson integrated circuits,” IEEE Electron Device Lett., vol. 9, no, 8, pp. 414–416, Aug. 1988.
12. I. Ishida, S. Tahara, Y. Ajisawa, and Y. Wada, “Lift-off planarization process for Josephson IC multilevel interconnections,” in Proc, 19th Conf. Solid State Devices and Mater. (Tokyo, Japan), 1987, pp. 433–446.
13. M. Hidaka, H. Tsuge, and Y. Wada, “Thermal stability of Nb/A10 x/Nb Josephson junction,” Advances Cryogenic Eng. Mater., vol. ‘34, pp. 765–772, 1988.
14. H. H. Zappe, “Memory-cell design in Josephson technology,” IEEE Trans. Electron Devices, vol. ED-27, no. 10, pp. 1870–1882, Oct. 1980.