A 1-kbit Josephson Random Access Memory Using Variable Threshold Cells

IEEE Journal of Solid-State Circuits

Volumn 24, Issue 4, 1989, Pages 1034-1040

  Kurosawa, Itaru ^a   Nakagawa, Hiroshi ^a   Kosaka, Shin ^a   Aoyagl, Masahiro ^a   Takada, Susumu ^a  

^a ELECTROTECHNICAL LABORATORY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STORAGE UNITS; INTEGRATED CIRCUITS--DESIGN; LOGIC DEVICES--GATES; SUPERCONDUCTING DEVICES--JOSEPHSON JUNCTIONS;

JOSEPHSON RAM CHIPS; MEMORY CELL; RANDOM-ACCESS MEMORIES; VARIABLE THRESHOLD CELLS;

DATA STORAGE, DIGITAL;

EID: 0024716878     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/4.34089     Document Type: Article

References (13)

1. W. H. Henkels, “Fundamental criteria for the design of high-performance Josephson nondestructive readout random access memory cells and experimental confirmation,” J. Appl. Phys., vol. 50, no. 12, pp. 8143–8168, Dec. 1979.
2. W. H. Henkels et. al., “Experiments on a cross-section of a Josephson RAM chip,” in Proc. 1983 IEEE Int. Conf. Computer Des., pp. 570–573.
3. M. Yamamoto et. al., “An experimental nanosecond Josephson 1k RAM using 5-μm Pb-Alloy technology,” IEEE Electron Device Lett., vol. EDL-4, no. 5, pp. 150–152, May 1983.
4. Y. Wada et. al., “A 570ps, 13mW Josephson lkb RAM,” in ISSCC Dig. Tech. Papers, Feb. 1988, pp. 84–85.
5. P. Gueret, A. Moser, and P. Wolf, “Investigations for a Josephson computer main memory with single-flux-quantum cells,” IBM J. Res. Develop., vol. 24, no. 2, pp. 155–166, Mar. 1980.
6. I. Kurosawa, A. Yagi, H. Nakagawa, and H. Hayakawa, “Single flux-quantum Josephson memory cell using a new threshold characteristic,” Appl. Phys. Lett., vol. 43, no. 11, pp. 1067–1069, Dec. 1983; also vol. 44, no. 5, p. 567, Mar. 1984.
7. I. Kurosawa, H. Nakagawa, A. Yagi, S. Takada, and H. Hayakawa, “A 1k bit Josephson RAM integrated with variable threshold cells,” in Extended Abstr. 16th (Int.) Conf. Solid State Devices and Materials (Kobe, Japan), Aug. 1984, pp. 619–622.
8. I. Kurosawa, H. Nakagawa, S. Kosaka, and S. Takada, “Variable threshold Josephson memory fabricated with Nb/Al-oxide/Nb process,” in Extended Abstr. Int. Superconductivity Electronics Conf. (Tokyo, Japan), Aug. 1987, pp. 45–48.
9. I. Kurosawa, H. Nakagawa, S. Kosaka, M. Aoyagi, and S. Takada, “A high speed 1-kbit variable threshold Josephson RAM chip,” in Extended Abstr. 20th (Int.) Conf. Solid State Devices and Materials (Tokyo, Japan), Aug. 1988, pp. 605–606.
10. S. Takada, S. Kosaka, and H. Hayakawa, “Current injection logic gate with four Josephson junctions,” Japan. J. Appl. Phys., vol. 19, Suppl. 19-1, pp. 607–611, 1980.
11. H. Nakagawa, I. Kurosawa, S. Takada, and H. Hayakawa, “A Josephson counter-circuit with two-phase power supply,” in Extended Abstr. 17th Conf. Solid State Devices and Materials (Tokyo, Japan) Aug. 1985 pp. 123–126.
12. H. Nkagawa, I. Kurosawa, S. Takada, and H. Hayakawa, “Josephson 4-bit digital counter circuit made by Nb/Al-oxide/Nb junctions,” IEEE Trans. Magn., vol. MAG-23, no. 2, pp. 739–742, Mar. 1987.
13. H. Nakagara, K. Nakaya, I. Kurosawa, S. Takada, and H. Hayakawa, Nb/Al-oxide/Nb tunnel junctions for Josephson integrated circuits,” Japan. J. Appl. Phys., vol. 25, no. 1, pp. L70–L72, Jan. 1986.