Design issues for core-based optoelectronic chips: A case study of the WARRP network router

IEEE Journal on Selected Topics in Quantum Electronics

Volumn 5, Issue 2, 1999, Pages 330-338

  Raksapatcharawong, Mongkol ^a   Pinkston, Timothy Mark ^b  

^a KASETSART UNIVERSITY   (Thailand)

^b University of Southern California ^*  (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; INTEGRATED OPTOELECTRONICS; MULTIPROCESSING SYSTEMS; OPTICAL COMMUNICATION; OPTICAL INTERCONNECTS;

CORE-BASED OPTOELECTRONIC CHIPS;

ROUTERS;

EID: 0032660350     PISSN: 1077260X     EISSN: None     Source Type: Journal    
DOI: 10.1109/2944.778317     Document Type: Article

References (39)

1. D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick, "A case for intelligent RAM," IEEE Micro, vol. 17, no. 2, pp. 34-44, 1997.
2. J. Turley, "Mitsubishi mixes processor, memory: M32R/D combines 32-bit RISC core with 2 Mbytes of on-chip DRAM," Microprocessor Rep., pp. 10-12, May 27, 1996.
3. P. Kermani and L. Kleinrock, "Virtual cut-through: A new computer communication switching technique," Comput. Networks, pp. 267-286, 1979.
4. W. J. Dally, "Virtual-channel flow control," IEEE Trans. Parallel Distrib. Syst., vol. 3, no. 2, pp. 194-205, 1992.
5. J. Duato, "A new theory of deadlock-free adaptive routing in wormhole networks," IEEE Trans. Parallel Distrib. Syst., pp. 1320-1331, 1993.
6. K. V. Anjan and T. M. Pinkston, "An efficient, fully adaptive deadlock recovery scheme: DISHA," in Proc. 22nd Int. Symp. Computer Architecture, 1995, pp. 201-210.
7. Y. Choi and T. M. Pinkston, "Crossbar analysis for optimal deadlock recovery router architecture," in Proc. 11th Int. Parallel Processing Symp., 1997, pp. 583-588.
8. M. Galles, "SPIDER: A high-speed network interconnect," IEEE Micro, vol. 17, no. 1, pp. 34-39, 1997.
9. J. Carbonaro and F. Verhoorn, "Cavallino: The teraflops router and NIC," in Proc. Hot Interconnects IV, 1996, pp. 157-160.
10. S. L. Scott and G. M. Thorson, "The Cray T3E network: Adaptive routing in a high performance 3D torus," in Proc. Hot Interconnects IV, 1996, pp. 147-156.
11. M. Raksapatcharawong and T. M. Pinkston, "Modeling free-space optical k-ary n-cube wormhole networks," J. Parallel Distrib. Computing, vol. 55, no. 1, pp. 60-93, Nov. 1998.
12. F. B. McCormick, T. J. Cloonan, A. L. Lentine, J. M. Sasian, R. L. Morrison, M. G. Beckman, S. L. Walker, M. J. Wojcik, S. J. Hinterlong, R. J. Crisci, R. A. Novotny, and H. S. Hinton, "Five-stage free-space optical switching network with field-effect transistor self-electro-optic effect devices smart-pixel arrays," Appl. Opt., pp. 1601-1681, 1994.
13. A. V. Krishnamoorthy, J. E. Ford, K. W. Goossen, J W. Walker, B. Tseng, S. P. Hui, J. E. Cunningham, W. Y. Jan, T. K. Woodward, M. C. Nuss, R. G. Rozier, F. E. Kiamilev, and D. A. B. Miller, "The AMOEBA chip: An optoelectronic switch for multiprocessor networking using dense-WDM," in Proc. 3rd Int. Conf. Massively Parallel Processing Using Optical Interconnects, 1996. pp. 94-100.
14. F. Kiamilev et al., "Design of a 64-bit, 100 MIPS microprocessor core IC for hybrid CMOS-SEED technology," in Proc. 3rd Int. Conf. Massively Parallel Processing Using Optical Interconnects, 1996, pp. 53-60.
15. F. Kiamilev, R. Rozier, and A. Krishnamoorthy, "Smart pixel IC layout methodology and its application to photonic page buffers," Int. J. Optoelectron., pp. 199-216, 1997.
16. T. M. Pinkston and C. Kuznia, "Smart-pixel-based network interface chip," Appl. Opt., pp. 4871-4880, 1997.
17. T. M. Pinkston, M. Raksapatcharawong, and Y. Choi, "WARRP core: Optoelectronic implementation of network router deadlock handling mechanisms," Appl. Opt., pp. 276-283, 1998.
18. _. "WARRP II: An optoelectronic fully adaptive network router chip," in Tech. Dig. 1998 Int. Topical Meeting Optics in Computing, 1998, pp. 311-315.
19. R. R. Tummala and E. J. Rymaszewski, Microelectronics Packaging Handbook. New York: Van Nostrand Reinhold, 1989.
20. D. A. B. Miller, "Quantum-well self-electrooptic effect devices," Opt. Quantum Electron., vol. 22, pp. 561-598, 1990.
21. J. L. Hennessy and D. Patterson, Computer Architecture a Quantitative Approach, 2nd ed. San Francisco, CA: Morgan Kaufmann, 1996.
22. T. L. Worchesky, K. J. Ritter, R. Martin, and B. Lane, "Large arrays of spatial light modulators hybridized to silicon integrated circuits," Appl. Opt., pp. 1180-1186, 1996.
23. T. K. Woodward, A. L. Lentine, K. W. Goossen, J. A. Walker, B. T. Tseng, S. P. Hui, J. Lothian, and R. E. Leibenguth, "Demultiplexing 2.48-Gb/s optical signals with a CMOS receiver array based on clocked-sense-amplifier," IEEE Photon. Technol. Lett., pp. 1146-1148, 1997.
24. Y. Liu, M. Hibbs-Brenner, B. Morgan, J. Nohava, B. Walterson, T. Marta, S. Bounnak, E. Kalweit, J. Lehman, D. Carlson, and P. Wilson, "Integrated VCSEL's, MSM photodetetors, and GaAS MESFET's for low cost optical interconnects," in Tech. Dig., OSA 1997 Spring Topical Meeting, Spatial Light Modulators, 1997, pp. 22-24.
25. S. Matsuo, K. ateno, and T. Kurokawa, "VCSEL-based smart pixel," in Tech. Dig., OSA 1997 Spring Topical Meeting, Spatial Light Modulators. 1997, pp. 19-21.
26. W. J. Dally and J. Poulton, "Transmitter equalization for 4-Gbps signalling," IEEE Micro, vol. 17, no. 1, pp. 48-56, 1997.
27. K. K.-Y. Chang, W. Ellersick, T.-S. Chuang, S. Sidiropoulos, M. Horowitz, N. McKeown, and M. Izzard, "A 2 Gb/s asymmetric serial link for high-bandwidth packet switches," in Proc. Hot Interconnects V. 1997, pp. 171-179.
28. M. Haycock and R. Mooney, "A 2.5Gb/s bidirectional signaling technology," in Proc. Hot Interconnects V, 1997, pp. 149-156.
29. D. A. B. Miller and H. M. Ozaktas, "Limit to the bit-rate capacity of electrical interconnects from the aspect ratio of the system architecture," J. Parallel and Distrib. Computing, pp. 42-52, 1997.
30. J. Lehman, "An introduction to the ChEEtah project," in Proc. Hot Interconnects V. 1997, pp. 125-132.
31. L. Buckman et al., "Parallel optical interconnects," in Proceedings of Hot Interconnects VI, 1998.
32. A. V. Krishnamoorthy and K. W. Goossen, "Progress in optoelectronic VLSI smart pixel technology based on GaAs/AIGaAs MQW modulators," (invited paper), Int. J. Optoelectron., vol. 11, no. 3, pp. 181-198. 1997.
33. A. H. Sayles, B. L. Shoop. and E. K. Ressler, "A novel smart pixel network for signal processing applications," in Tech. Dig. Proc. LEOS 1996 Summer Topical Meeting Smart Pixels, 1996, pp. 86-87.
34. D. S. Wills et al., "A fine-grain, high-throughput architecture using through-wafer optical interconnect," J. Lightwave Technol., vol. 13, pp. 1085-1092, 1995.
35. R. Rozier, R. Farbarik, F. Kiamilev, J. Ekman, P. Chandramani, A. Krishnamoorthy, and R. Oettel. "Automated design of IC's with area-distributed I/O pads," in 1998 IEEE/EEOS Summer Topical Meetings - Smart Pixels Session, 1998, pp. 25-26.
36. A. V. Krishnamoorthy et al., "Photonic page buffer based on GaAs MQW modulators bonded directly over active silicon CMOS circuits," Appl. Opt., pp. 2443-2448, 1996.
37. T. M. Pinkston, Y. Chiloi, and M. Raksapatcharawong, "Architecture and optoelectronic implementation of the WARRP router," in Proc. Hot Interconnects V, Aug. 1997.
38. M. Raksapatcharawong, "Analysis and implementation of optoelectronic network Routers," Ph.D. dissertation, CENG 98-20, Univ. of Southern California, Los Angeles, CA, Dec. 1998.
39. A. V. Krishnamoorthy, "Scaling optoelectronic-VLSI circuits into the 21st century: A technology roadmap," IEEE J. Select. Topics Quantum Electron., vol. 2. pp. 55-76, Apr. 1996.