Equivalence classes of clone circuits for physical-design benchmarking

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 6, Issue , 1999, Pages

  Hutton, Michael D ^a   Rose, Jonathan ^a  

^a ALTERA CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLONE CIRCUITS;

ALGORITHMS; BENCHMARKING; EQUIVALENCE CLASSES; STATISTICAL METHODS;

INTEGRATED CIRCUIT LAYOUT;

EID: 0032633663     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Article

References (16)

1. C. Alpert, " The ISPD circuit benchmark suitie" in Proc. Intl. Symposium on Physical Design, 1998.
2. S. Yang, "Logic synthesis and optimization b'enchmarks" V3.0, Tech. Report, Microelectronics Center of North Carolina, Research Triangle Park, NC. See also NCSU CAD Benchmarking Laboratory at http://www.cbl.ncsu.edu.
3. F. Brglez and R. Drechsler, "NP-hard problems, design of experiments, and the web: Context for ISCXS99" in Proc. 1999 Int. Symp. Circuits and Systems l(ISCAS99), Orlando, Florida, 1999.
4. M. D. Hutton, Characterization and automatic generation of benchmark circuits" 1Ph.D. dissertation, University of Toronto, Canada, 1997.
5. M. D. Hutton, J. P. Grossman, J. Rose, and D. G. Corneil, "Characterization and Parameterized random generation of digital circuits" in Proc. 33'd ACM/SIGDA Design Automation Conf. (DAC), .June 1996, pp. 94-99.
6. M. D. Hutton, J. P. Grossman, J. Rose, and D. G. Corneil, "Characterization and parameterized generation of synthetic combinational benchmark circuits" IEEE Trans. CAD of Integrated Circuits and Systems, vol. 17, no. 10, Oct, 1998, 149- 155.
7. M. D. Hutton, J. Rose, and D. G. Corneil, "G'eneration of synthetic sequential benchmark circuits." in! Proc. 5 I h ACM/SIGDA Int. Symp. FPGAs, (FPGA97), Fe:b. 1997, pp
8. J. Darnauer and W. Dai, "A method for generating random circuits and its application to routability measurement,''' in Proc. 4'h ACMISIGDA Int. Symp. FPGAs (FPGA96), Feb 1996, pp 66-72.
9. W. E. Donath, "Placement a:nd average interconnection lengths of computer logic" IEEE Trans. Cornput., vol. C-26, no. 4, pp 272-277, 1979.
10. B. S. Landman and R. L. Russo, "On a pin versus bla'ck relationship for partitions of logic graphs" IEEE Trails. Cornput., vol C-20, no. 12, pp. 1469-1479, 1971.
11. K. Iwama and K. Hino, "Random generation of tlest instances for logic optimizers" in Proc. 31"' Design Automation Conf. (DAC), 1994, pp. 430-434.
12. N. Kapur, D. Ghosh and F. Brglez, "Towards a new benchmarking paradigm in EDA: analysis of equivalence class mutant circuit distributions" in Proc. ACM International Symposium on Physical Design, April, 1997.
13. D. Ghosh, "Synthesis of equivalence class mutants and applications to benchmarking" Tech. Report available at http://www.cbl.ncsu.edu/public: ations.
14. D. Ghosh, N. Kapur, J. Harlow and F. Brglez, "Synthesis of wiring-signature-invariant equivalence class cir'cuit mutants and appications to benchmarking"in Proc. Design Automation and lest in Europe (DATE), Feb. 1998, pp. 656-663.
15. J. Harlow and F. Brglez, "Design of experiments For evaluation of BDD packages using controlled circuit mutations" in Proc. IEEDACM International Workshop on .Logic Synthesis (IWLS98), .lune, 1998.
16. M. D. Hutton and J. Rose, "Alpplications of clone circuits to issues in physical design":, in Proc. 1999 Int. Symp. Circuits and Systems (ISCAS99), Orlando, Florida, 1999.