Design of a process variation tolerant CMOS Opamp in 6H-SiC technology for high-temperature operation

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 45, Issue 11, 1998, Pages 1159-1171

  Chen, Jian Song ^a,b   Kornegay, Kevin T ^a,b  

^a TEXAS INSTRUMENTS   (United States)

^b Cornell University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; CMOS INTEGRATED CIRCUITS; HIGH TEMPERATURE OPERATIONS; SILICON CARBIDE; TUNING;

ADAPTIVE BIASING TECHNIQUES; FULL RAIL-TO-RAIL OUTPUT VOLTAGE SWING;

OPERATIONAL AMPLIFIERS;

EID: 0032205344     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.735438     Document Type: Article

References (17)

1. National Research Council, Materials for High-Temperature Semiconductor Devices. Washington, DC: National Academy Press, 1995, pp. 1-5.
2. W. Xie, J.A. Cooper, Jr., and M.R. Melloch, "NMOS digital integrated circuits in 6H-S1C," in Proc. Workshop Compound Semiconductor Materials and Devices (WOCSEMMAD), San Francisco, CA, Feb. 1994, pp. 21-23.
3. _, "Monolithic NMOS digital circuits in 6H-S1C," IEEE Electron Device Lett., vol. 15, pp. 45557, Nov. 1994.
4. W. Xie, J. Pan, J.A. Cooper, Jr., and M.R. Melloch, "Monolithic digital integrated circuits in 6H-S1C," in Proc. Int. Conf. Silicon Carbide and Related Materials, Kyoto, Japan, Sept. 1995, pp. 455158.
5. S.-H. Ryu and K.T. Kornegay, "Design and fabrication of depletion load NMOS integrated circuits in 6H-S1C," in Inst. Phys. Conf. Serial 142. IOP Publishing Ltd., 1996, ch. 4, pp. 789-792.
6. S.-H. Ryu, K.T. Kornegay, J.A. Cooper, Jr., and M. R. Melloch, "Monolithic CMOS digital integrated circuits in 6H-S1C using an implanted P-well process," IEEE Electron Device Lett., vol. 18, pp. 194-196, May 1997.
7. _, "Digital CMOS 1C's in 6H-S1C operating on a 5 V power supply," IEEE Trans. Electron Devices, vol. 45, pp. 45-53, Jan. 1998.
8. D.M. Brown, M. Ghezzo, J. Kretchmer, V. Krishnamurthy, G. Michon, and G. Gati, "High temperature silicon carbide planar 1C technology and first monolithic SiC operational amplifier 1C," in Proc. 2nd Int. High-Temp. Electron. Conf., Charlotte, NC, June 1994, pp. 17-22.
9. R.R. Siergiej, A.K. Agarwal, A. A. Burk, Jr., R. C. Clarke, H. M. Hobgood, P. G. McMullin, P. A. Orphanos, S. Sriram, T. J. Smith, and C. D. Brandt, "Novel silicon carbide MOSFET's for monolithic integrated circuits," in Proc. 2nd Int. High-Temp. Electron. Conf., Charlotte, NC, June 1994, pp. 23-25.
10. D.B. Slater, Jr., L.A. Lipkin, G. M. Johnson, A. V. Suvorov, and J. W. Palmour, "High temperature enhancement-mode NMOS and PMOS devices and circuits in 6H-S1C," in Proc. IEEE Device Res. Conf., Charlottesville, VA, June 1995, pp. 100-101.
11. D.B. Slater, Jr., G.M. Johnson, L. A. Lipkin, A. V. Suvorov, and J. W. Palmour, "Demonstration of a 6H-S1C CMOS technology," in Proc. IEEE Device Res. Conf.. Santa Barbara, ÇA, June 1996, pp. 162-163.
12. N.S. Rebello, F.S. Shoucair, and J. W. Palmour, "6H silicon carbide MOSFET modeling for high temperature analog integrated circuits (25-500°C)," in Proc. Inst. Elect. Eng., Circuits, Devices, Syst.. Apr. 1996, vol. 143, pp. 115-122.
13. J.-S. Chen and K.T. Kornegay, "Class AB SiC CMOS power OPAMP with stable voltage gain over a wide temperature range," in Proc. Inst. Elect. Eng., Circuits, Devices, Syst., Feb. 1997, vol. 144, pp. 22-28.
14. _, "Design of a silicon carbide CMOS power OPAMP for stable operation at elevated temperatures," in Proc. IEEE Int. Symp. Circuits Syst., Hong Kong, June 1997, pp. 157-160.
15. P.E. Allen and D.R. Holberg, CMOS Analog Circuit Design. New York: Holt, Rinehart and Winston, 1987.
16. Y.P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
17. R. Gregorian and G.C. Temes, Analog MOS Integrated Circuits for Signal Processing. New York: Wiley, 1986.