-
1
-
-
0030284161
-
-
IEEE J. Solid-State Circuits., vol.31, no.11, pp.1733-1739, Nov. 1996.
-
K. Sugiri, T. Minami, and H. Matsuda, etc., "A real-time motion estimation and compensation LSI with wide search range for MPEG2 video encoding," IEEE J. Solid-State Circuits., vol.31, no.11, pp.1733-1739, Nov. 1996.
-
T. Minami, and H. Matsuda, Etc., "A Real-time Motion Estimation and Compensation LSI with Wide Search Range for MPEG2 Video Encoding,"
-
-
Sugiri, K.1
-
2
-
-
0026882080
-
-
IEEE Trans. Circuits and Syst. for Video Tech., vol.2, no.2, pp. 111-122, June 1992.
-
P.A. Ruetz, P. Tong, D. Bailey, D.A. Luthi, and P.H. Ang, "A high-performance full-motion video compression chip set," IEEE Trans. Circuits and Syst. for Video Tech., vol.2, no.2, pp. 111-122, June 1992.
-
P. Tong, D. Bailey, D.A. Luthi, and P.H. Ang, "A High-performance Full-motion Video Compression Chip Set,"
-
-
Ruetz, P.A.1
-
3
-
-
0029484364
-
-
IEICE Trans. Electron., vol.E78-C, no. 12, pp. 1682-1690, Dec. 1995.
-
N. Hayashi, T. Kitsuki, I. Tamitani, H. Honma, Y. Ooi, T. Miyazaki, and K. Oobuchi, "A bidirectional motion compensation LSI with a compact motion estimator," IEICE Trans. Electron., vol.E78-C, no. 12, pp. 1682-1690, Dec. 1995.
-
T. Kitsuki, I. Tamitani, H. Honma, Y. Ooi, T. Miyazaki, and K. Oobuchi, "A Bidirectional Motion Compensation LSI with a Compact Motion Estimator,"
-
-
Hayashi, N.1
-
4
-
-
0031211307
-
-
IEICE Trans. Fundamentals, vol.E80-A, no.8, pp.1438-1445, Aug. 1997.
-
L. Jiang, K. Ito, and H. Kunieda, "Bits truncation adaptive pyramid algorithm for motion estimation of MPEG," IEICE Trans. Fundamentals, vol.E80-A, no.8, pp.1438-1445, Aug. 1997.
-
K. Ito, and H. Kunieda, "Bits Truncation Adaptive Pyramid Algorithm for Motion Estimation of MPEG,"
-
-
Jiang, L.1
-
5
-
-
0030394597
-
-
IEICE Trans. Fundamentals V01.E79-A, no.12, pp.2086-2096, Dec. 1996.
-
D. Li and H. Kunieda, "Memory sharing processor array (MSPA) Architecture," IEICE Trans. Fundamentals V01.E79-A, no.12, pp.2086-2096, Dec. 1996.
-
And H. Kunieda, "Memory Sharing Processor Array (MSPA) Architecture,"
-
-
Li, D.1
-
6
-
-
0031645157
-
-
ISCAS'98., May 1998.
-
D. Li, L. Jiang, T. Isshiki, and H. Kunieda, "Array architecture and design for image window operation processing ASICs," ISCAS'98., May 1998.
-
L. Jiang, T. Isshiki, and H. Kunieda, "Array Architecture and Design for Image Window Operation Processing ASICs,"
-
-
Li, D.1
-
7
-
-
33746468510
-
-
Ph.D. Thesis, Dept. of EE., Tokyo Institute of Technology, March 1998.
-
D. Li, "VLSI Memory Sharing Processor Array," Ph.D. Thesis, Dept. of EE., Tokyo Institute of Technology, March 1998.
-
"VLSI Memory Sharing Processor Array,"
-
-
Li, D.1
-
8
-
-
0030218750
-
-
IEICE Trans. Fundamentals vol.E79-A, no.8, pp.1210-1216, Aug. 1996.
-
T. Onoye, G. Fujita, and I. Shirakawa, "Single chip implementation of motion estimator dedicated to MPEG2 MP@HL," IEICE Trans. Fundamentals vol.E79-A, no.8, pp.1210-1216, Aug. 1996.
-
G. Fujita, and I. Shirakawa, "Single Chip Implementation of Motion Estimator Dedicated to MPEG2 MP@HL,"
-
-
Onoye, T.1
-
9
-
-
0029356792
-
-
IEEE Trans. CAS for Video Tech., vol.5, pp.344-351, Aug. 1995.
-
K.M. Nam, J. Kirn, R. Park, and Y.S. Shim, "A fast hierarchical motion vector estimation algorithm using mean pyramid," IEEE Trans. CAS for Video Tech., vol.5, pp.344-351, Aug. 1995.
-
J. Kirn, R. Park, and Y.S. Shim, "A Fast Hierarchical Motion Vector Estimation Algorithm Using Mean Pyramid,"
-
-
Nam, K.M.1
-
11
-
-
0026222656
-
-
IEEE Trans. Broadcasting, vol.37, no.3, pp.97-101, Sept. 1991.
-
S. Zafar and Y. Zhang, "Predictive block-matching motion estimation for TV coding-Part I: Inter-block prediction," IEEE Trans. Broadcasting, vol.37, no.3, pp.97-101, Sept. 1991.
-
And Y. Zhang, "Predictive Block-matching Motion Estimation for TV Coding-Part I: Inter-block Prediction,"
-
-
Zafar, S.1
-
12
-
-
0024755322
-
-
IEEE Trans. Circuits & Syst., vol.36, no.10, pp.1317-1325, Oct. 1989.
-
K.M. Yang, M. Sun, and L. Wu, "A family of VLSI designs for thé motion compensation block-matching algorithm," IEEE Trans. Circuits & Syst., vol.36, no.10, pp.1317-1325, Oct. 1989.
-
M. Sun, and L. Wu, "A Family of VLSI Designs for thé Motion Compensation Block-matching Algorithm,"
-
-
Yang, K.M.1
-
13
-
-
0024754362
-
-
IEEE Trans. Circuits & Syst., vol.36, no.10, pp.1309-1316, Oct. 1989.
-
L.D. Vos and M. Stegherr, "Parameterizable VLSI architectures for the full-search block-matching algorithm," IEEE Trans. Circuits & Syst., vol.36, no.10, pp.1309-1316, Oct. 1989.
-
And M. Stegherr, "Parameterizable VLSI Architectures for the Full-search Block-matching Algorithm,"
-
-
Vos, L.D.1
-
14
-
-
0029356663
-
-
IEEE Trans. Circuits & Syst. for Video Tech., vol.5, no.4, pp.332-343, Aug. 1995.
-
S. Chang, J.H. Hwang, and C.W. Jen, "Scalable array architecture design for full search block matching," IEEE Trans. Circuits & Syst. for Video Tech., vol.5, no.4, pp.332-343, Aug. 1995.
-
J.H. Hwang, and C.W. Jen, "Scalable Array Architecture Design for Full Search Block Matching,"
-
-
Chang, S.1
|