-
2
-
-
0029217509
-
A chip set architecture for programmable real-time MPEG2 video encoder
-
T. Matsumura et al, "A chip set architecture for programmable real-time MPEG2 video encoder," in Proc. CICC, 1995, pp. 393-396.
-
(1995)
Proc. CICC
, pp. 393-396
-
-
Matsumura, T.1
-
3
-
-
0029541939
-
A half-pel precision MPEG2 motion-estimation processor with concurrent three-vector search
-
Dec.
-
K. Ishihara et al., "A half-pel precision MPEG2 motion-estimation processor with concurrent three-vector search," IEEE J. Solid-State Circuits, vol. 30, pp. 1502-1509, Dec. 1995.
-
(1995)
IEEE J. Solid-State Circuits
, vol.30
, pp. 1502-1509
-
-
Ishihara, K.1
-
4
-
-
0029236596
-
A motion estimation processor for MPEG2 video real time encoding at wide search range
-
A. Ohtani et al., "A motion estimation processor for MPEG2 video real time encoding at wide search range," in Proc. CICC, 1995, pp. 405-408.
-
(1995)
Proc. CICC
, pp. 405-408
-
-
Ohtani, A.1
-
5
-
-
0029225862
-
A compact motion estimator with a simplified vector search strategy maintaining encoded picture quality
-
N. Hayashi et al., "A compact motion estimator with a simplified vector search strategy maintaining encoded picture quality," in Proc. CICC, 1995, pp. 409-412.
-
(1995)
Proc. CICC
, pp. 409-412
-
-
Hayashi, N.1
-
6
-
-
0029216204
-
A chip set for MPEG-2 video encoding
-
J. Armer et al., "A chip set for MPEG-2 video encoding," in Proc. CICC, 1995, pp. 401-404.
-
(1995)
Proc. CICC
, pp. 401-404
-
-
Armer, J.1
-
7
-
-
0021315795
-
A new motion compensation coding scheme for video conferences
-
K. Matsuda et al., "A new motion compensation coding scheme for video conferences," in IEEE Int. Communications Conf., 1984, pp. 234-237.
-
(1984)
IEEE Int. Communications Conf.
, pp. 234-237
-
-
Matsuda, K.1
-
8
-
-
0030130159
-
Two-chip MPEG2 video encoder
-
Apr.
-
T. Kondo et al., "Two-chip MPEG2 video encoder," IEEE Micro, pp. 51-58, Apr. 1996.
-
(1996)
IEEE Micro
, pp. 51-58
-
-
Kondo, T.1
-
9
-
-
0029755803
-
A hardware/software concurrent design for a realtime SP@ML MPEG2 video-encoder chip set
-
M. Ikeda et al., "A hardware/software concurrent design for a realtime SP@ML MPEG2 video-encoder chip set," in Proc. ED&TC, pp. 320-326, 1996.
-
(1996)
Proc. ED&TC
, pp. 320-326
-
-
Ikeda, M.1
-
10
-
-
5344277276
-
A proposal of one-dimensional systolic array architecture for the full-search block matching algorithm
-
In Japanese
-
T. Minami et al., "A proposal of one-dimensional systolic array architecture for the full-search block matching algorithm," in IEICE Trans. Information and Systems, vol. J78-D-1, no. 12, pp. 913-925, 1995. (In Japanese.)
-
(1995)
IEICE Trans. Information and Systems
, vol.J78-D-1
, Issue.12
, pp. 913-925
-
-
Minami, T.1
-
11
-
-
0028603890
-
A 54 MHz motion estimation engine for real-time MPEG video encoding
-
T. Yoshino et al., "A 54 MHz motion estimation engine for real-time MPEG video encoding," in IEEE Proc. Consumer Electronics, 1994, pp. 76-77.
-
(1994)
IEEE Proc. Consumer Electronics
, pp. 76-77
-
-
Yoshino, T.1
-
12
-
-
0024754362
-
Parameterizable VLSI architecture for the full-search block-matching algorithm
-
L. Vos et al., "Parameterizable VLSI architecture for the full-search block-matching algorithm," IEEE Trans. Circuits Syst., vol. 36, no. 10, pp. 1309-1316, 1989.
-
(1989)
IEEE Trans. Circuits Syst.
, vol.36
, Issue.10
, pp. 1309-1316
-
-
Vos, L.1
-
13
-
-
0027649146
-
Motion estimation architecture for video compression
-
E. Chan et al., "Motion estimation architecture for video compression," IEEE Trans. Consumer Electron., vol. 39, no. 3, pp. 292-297, 1993.
-
(1993)
IEEE Trans. Consumer Electron.
, vol.39
, Issue.3
, pp. 292-297
-
-
Chan, E.1
-
14
-
-
0026883789
-
VLSI architecture for block-matching motion estimation algorithm
-
C. H. Hsieh et al., "VLSI architecture for block-matching motion estimation algorithm," IEEE Trans. Circuits Syst. Video Technol., vol. 2, no. 2, pp. 169-175, 1992.
-
(1992)
IEEE Trans. Circuits Syst. Video Technol.
, vol.2
, Issue.2
, pp. 169-175
-
-
Hsieh, C.H.1
-
15
-
-
0024901106
-
A versatile and powerful chip for real time motion estimation
-
A. Artieri et al., "A versatile and powerful chip for real time motion estimation," in Proc. ICASSP, 1989, pp. 2453-2456.
-
(1989)
Proc. ICASSP
, pp. 2453-2456
-
-
Artieri, A.1
-
16
-
-
0024755322
-
A family of VLSI designs for the motion compensation block matching algorithm
-
K. M. Yang et al., "A family of VLSI designs for the motion compensation block matching algorithm," IEEE Trans. Circuits Syst., vol. 36, no. 10, pp. 1317-1325, 1989.
-
(1989)
IEEE Trans. Circuits Syst.
, vol.36
, Issue.10
, pp. 1317-1325
-
-
Yang, K.M.1
-
17
-
-
0026882080
-
A high-performance full-motion video compression chip set
-
P. A. Ruetz et al., "A high-performance full-motion video compression chip set," IEEE Trans. Circuits Syst. Video Technol, vol. 2, no. 2, pp. 111-122, 1992.
-
(1992)
IEEE Trans. Circuits Syst. Video Technol
, vol.2
, Issue.2
, pp. 111-122
-
-
Ruetz, P.A.1
-
18
-
-
0029735298
-
A balanced-mesh clock routing technique using circuit partitioning
-
H. Sato et al., "A balanced-mesh clock routing technique using circuit partitioning," in Proc. ED&TC, 1996, pp. 237-243.
-
(1996)
Proc. ED&TC
, pp. 237-243
-
-
Sato, H.1
|