-
1
-
-
0024126651
-
Time optimal linear schedules for algorithms with uniform dependencies
-
May
-
W. Shang and J.A.B. Fortes, "Time optimal linear schedules for algorithms with uniform dependencies," International Conference on SYSTOLIC ARRAYS, pp.393-402, May 1988.
-
(1988)
International Conference on SYSTOLIC ARRAYS
, pp. 393-402
-
-
Shang, W.1
Fortes, J.A.B.2
-
2
-
-
0026897642
-
Systematic synthesis of DSP data format converters using life-time analysis and forward-backward register allocation
-
K.K. Parhi, "Systematic synthesis of DSP data format converters using life-time analysis and forward-backward register allocation," IEEE Trans. Circuits & Syst.-II: Analog and Digital Signal Processing, vol.39, no.7, pp.423-440, 1992.
-
(1992)
IEEE Trans. Circuits & Syst.-II: Analog and Digital Signal Processing
, vol.39
, Issue.7
, pp. 423-440
-
-
Parhi, K.K.1
-
3
-
-
0242706049
-
-
Ph.D. dissertation, Department of Computer Science, University of Illinois, Urbana, IL, Oct.
-
R.H. Kuhn, "Optimization and interconnection complexity for parallel processors, single stage networks and decision trees," Ph.D. dissertation, Department of Computer Science, University of Illinois, Urbana, IL, Oct. 1980.
-
(1980)
Optimization and Interconnection Complexity for Parallel Processors, Single Stage Networks and Decision Trees
-
-
Kuhn, R.H.1
-
4
-
-
0020207178
-
On the analysis and synthesis of VLSI algorithms
-
Nov.
-
D.I. Moldovan, "On the analysis and synthesis of VLSI algorithms," IEEE Trans. Comput., vol.C-31, pp.1121-1126, Nov. 1982.
-
(1982)
IEEE Trans. Comput.
, vol.C-31
, pp. 1121-1126
-
-
Moldovan, D.I.1
-
5
-
-
0030106788
-
Optimal synthesis of algorithm-specific lower-dimensional processor arrays
-
June
-
K. Ganapathy and B.W. Wah, "Optimal synthesis of algorithm-specific lower-dimensional processor arrays," IEEE Trans. Parallel and Distributed System, vol.7, no.4, pp.274-287, June 1996.
-
(1996)
IEEE Trans. Parallel and Distributed System
, vol.7
, Issue.4
, pp. 274-287
-
-
Ganapathy, K.1
Wah, B.W.2
-
6
-
-
33746382987
-
Effective processor array architecture with shared memory
-
H. Kunieda and K. Hagiwara, "Effective processor array architecture with shared memory," IEEE, APCCAS'94, pp.113-118, 1994.
-
(1994)
IEEE, APCCAS'94
, pp. 113-118
-
-
Kunieda, H.1
Hagiwara, K.2
-
7
-
-
0026376597
-
Memory synthesis for high speed DSP applications
-
May
-
P.E.R. Lippens, J.L. van Meerbergen, A. van der Werf, W.F.J. verhaegh, and B.T. McSweeney, "Memory synthesis for high speed DSP applications," Proc. IEEE 1991 Custom Integrated Circuits Conference, pp.11.7/1-4, May 1991.
-
(1991)
Proc. IEEE 1991 Custom Integrated Circuits Conference
, pp. 1171-1174
-
-
Lippens, P.E.R.1
Van Meerbergen, J.L.2
Van Der Werf, A.3
Verhaegh, W.F.J.4
McSweeney, B.T.5
|