Evaluation of the voltage down converter (VDC) with low ratio of consuming current to load current in DC/AC operation mode

IEICE Transactions on Electronics

Volumn E81-C, Issue 6, 1998, Pages 968-973

  Endoh, Tetsuo ^a   Nakamura, Kazutoshi ^a   Masuoka, Fujio ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

Lowpon er consumption; Response; Stability; Voltage down converter

Indexed keywords

ELECTRIC CURRENTS; ELECTRIC POTENTIAL; SYSTEM STABILITY; ULSI CIRCUITS;

VOLTAGE DOWN CONVERTER (VDC);

ELECTRIC CONVERTERS;

EID: 0032089766     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (8)

1. T. Furuyama, Y. Watanabe, T. Ohsawa, and S. Watanabe, "A new on-chip voltage converter for submicrometer high-density DRAM's," IEEE J. Solid-State Circuits, vol. sc-22, no. 3, pp. 437-441, June 1987.
2. D. Chin, C. Kim, Y. Choi, D. Min, H. Hwang, H. Choi, S. Cho, T. Y. Chung, C. J. Park, Y. Shin, K. Suh, and Y. E. Park, "An experimental 16-Mbit DRAM with reduced peak-current noise," IEEE J. Solid-State Circuits, vol. 29, no. 5, pp. 1191-1197, Oct. 1989.
3. T. Endoh, K. Nakamura, and F. Masuoka, "A new voltage down converter with low ratio of consuming current to load current for ULSI," IEICE Trans, vol. J80-C-II, no. 3, pp. 117-118, March 1997.
4. M. Horiguchi, M. Aoki, J. Etoh, H. Tanaka, S. Ikeanaga, K. Itoh, K. Kajigaya, H. Kotani, K. Ohshima, and T. Matsumoto, "A tunable CMOS-DRAM voltage limiter with stabilized feedback amplifier," IEEE J. Solid-State Circuits, vol. 25, no. 5, pp. 1129-1135, Oct. 1990.
5. H. Tanaka, M. Aoki, J. Etoh, M. Horiguchi, K. Itoh, K. Kajigaya, and T. Matsumoto, "Stabilization of voltage limiter circuit for high-density DRAM's using pole-zero compesation," IEICE Trans. Electron., vol. E75-C, no. 11, Nov. 1992.
6. M. Bazes, "Two novel fully complementary self-biased CMOS differential amplifiers," IEEE J. Solid-State Circuits, vol.26, no. 2, pp. 165-168, Feb. 1991.
7. T .Ooishi, Y. Komiya, K. Hamade, M. Asakura, K. Yasuda, K. Furutani, T. Kato, H. Hidaka, and H. Ozaki, "A mixed-mode voltage down converter with impedance adjustment circuitry for low-voltage high-frequency memories," IEEE J. Solid-State Circuits, vol. 31, no. 4, pp. 575 -585, April 1996.
8. K. Ishibashi, K. Sasaki, and H. Toyoshima, "A voltage down converter with submicroampere standby current for low-power static RAM's," IEEE J. Solid-State Circuits, vol. 27, no. 6, pp. 920-926, June 1992.