A 2 v 250 MHz VLIW multimedia processor

IEICE Transactions on Electronics

Volumn E81-C, Issue 5, 1998, Pages 651-659

  Yoshida, Toyohiko ^a   Yamada, Akira ^a   Holmann, Edgar ^a   Takata, Hidehiro ^a   Mohri, Atsushi ^a   Shimazu, Yukihiko ^a   Nakakimura, Kiyoshi ^a   Higashitani, Keiichi ^a  

^a MITSUBISHI ELECTRIC CORPORATION   (Japan)

Author keywords

Ac 3, microprocessor; Media processor; MPEG; Multimedia processor; VLIW

Indexed keywords

COMPUTER ARCHITECTURE; MICROPROCESSOR CHIPS; PERFORMANCE; SIGNAL ENCODING; STANDARDS;

MULTIMEDIA PROCESSORS;

PARALLEL PROCESSING SYSTEMS;

EID: 0032067184     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (23)

1. T. Demura, T. Oto, K. Kitagaki, S. Ishiwata, G. Otomo, S. Michinaka, S. Suzuki, N. Goto, M. Matsui, H. Hara, T. Nagamatsu, K. Seta, T. Shimazawa, K. Maeguchi, T. Odaka, Y. Uetani, T. Oku, T. Yamakage, and T. Sakurai, "A single-chip MPEG2 video decoder LSI," ISSCC Digest of Technical Papers, pp. 72-73, Feb. 1994.
2. T. Toyokura, M. Saishi, S. Kurohmaru, K. Yamauchi, H. Imanishi, T. Ougi, A. Watabe, Y. Matsumoto, T. Morishige, H. Kodama, E. Miyagoshi, K. Okamoto, M. Gion, T. Minemaru, A. Ohtani, T. Araki, K. Aono, H. Takeno, T. Akiyama, and B. Wilson, "A video DSP with a macroblock-level-pipeline and a SIMD type vectorpipeline architecture for MPEG2 codec," ISSCC Digest of Technical Papers, pp. 74-75, Feb. 1994.
3. M. Yoshimoto, S. Nakagawa, T. Matsumura, K. Ishihara, and S. Uramoto, "ULSI realization of MPEG2 realtime video encoder and decoder-An overview," IEICE Trans. Electron., vol.E-78-C, no. 12, pp. 1668-1681, Dec. 1995.
4. A. Charnas, A. Dalai, P. deDood, P. Ferolito, B. Frederick, O. Geva, D. Greenhill, H. Hingarh, J. Kaku, L. Kohn, L. Lev, M. Levitt, R. Melanson, S. Mitra, R. Sundar, M. Tamjidi, P. Wang, D. Wendeil, R. Yu, and G. Zyner, "A 64 b microprocessor with multimedia support," ISSCC Digest of Technical Papers, pp. 178-179, Feb. 1995.
5. U. Weiser, "Trade-off considerations and performance of Intel's MMX technology," Symposium Record of Hot Chips VIII, pp. 147-156, Aug. 1996.
6. S. Rathnam and G. Slavenburg, "An architectural overview of the programmable multimedia processor, TM-1," Proc. of COMPCON '96, pp. 319-326, Feb. 1996.
7. P. Foley, "The Mpact media processor redifines the multimedia PC," Proc. of COMPCON '96, pp. 311-318, Feb. 1996.
8. B. R. Rau and J. F. Fisher, "Instruction-level parallel processing: History, overview, and perspective," The Journal of Supercomputing, vol. 7, no. 1/2, pp. 9-50, 1993.
9. E. Holmann, T. Yoshida, A. Yamada, and Y. Shimazu, "A VLIW processor for multimedia applications," Symposium Record of Hot Chips VIII, pp. 193-202, Aug. 1996.
10. T. Yoshida, Y. Shimazu, A. Yamada, E. Holmann, K. Nakakimura, H. Takata, M. Kitao, T. Kishi, H. Kobayashi, M. Sato, A. Mohri, K. Suzuki, Y. Ajioka, and K. Higashitani, "A 2 V 250 MHz multimedia processor," ISSCC Digest of Technical Papers, pp. 266-267, Feb. 1997.
11. E. Holmann, A. Yamada, T. Yoshida, and S. Uramoto, "Real-time MPEG-2 software decoding with a dual-issue RISC processor," VLSI Signal Processing IX, pp. 105114, Oct. 1996.
12. "Buyer's guide to DSP processors (1995 edition)," Berkley Design Technology, Inc., 1995.
13. T. Takayanagi, K. Nogami, F. Hatori, N. Hatanaka, M. Takahashi, M. Ichida, S. Kitabayashi, T. Higashi, M. Klein, J. Thomson, R. Carpenter, R. Donthi, D. Renfrow,
14. J. Zheng, L. Tinkey, B. Maness, J. Battle, S. Purcell, and T. Sakurai, "350 MHz time-multiplexed 8-port SRAM and word-size variable multiplier for multimedia DSP," Digest of Technical Papers, pp. 150-151, Feb. 1996.
15. M. Suzuki, N. Ohkubo, T. Shinbo, T. Yamanaka, A. Shimizu, K. Sasaki, and Y. Nakagome, "A I.5-ns 32-b CMOS ALU in double pass-transistor logic," IEEE J. Solid-State Circuits, vol.28, no. 11, pp. 1145-1151, Nov. 1993.
16. H. Takata, Y. Shimazu, A. Mohri, A. Yamada, and T. Yoshida, "2 V 250 MHz multimedia processor design," IEICE Technical Report, IDC97-74, July 1997.
17. M. Combes, K. Dioury, and A. Greiner, "A portable clock multiplier generator using digital CMOS standard cells," IEEE J. Solid-State Circuits, vol. 31, no. 7, pp. 958 -965, July 1996.
18. "Generic coding of moving pictures and associated audio information: Video," International Organization for Standardization, Recommendation ITU-T H.262, ISO/ I EC 13818-2, Nov. 1994.
19. "Digital audio compression standard (AC-3)," Advanced Television System Committee, Dec. 1995.
20. C. Loeffer, A. Lingtenberg, and G. S. Moschytz, "Practical fast 1-D DCT algorithm with 11 multiplications," Proc. of ICASSP, pp. 988-991, 1989.
21. "Standard specification for the implementation of 8×8 inverse discrete cosine transform," IEEE CAS Standards Committee for submission to the IEEE Standards Board, P1180/D2, 1990.
22. A. Mohri, T. Yoshida, E. Holmann, H. Takata, A. Yamada, and Y. Shimazu, "VLIW mediaprocessor D30V architecture," IEICE Technical Report, IDC97-95, Aug. 1997.
23. J. P. Tuttle, R. J. Chassell, and L. Tower Jr., eds., "GNU's bulletin," Free Software Foundation, Inc. ISSN 1075-7813, 1997.