NEWS: A net-even-wiring system for the routing on a multilayer pga package

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 17, Issue 2, 1998, Pages 182-189

  Tsai, Chia Chun ^a   Wang, Chwan Ming ^b   Chen, Sao Jie ^b  

^a NATIONAL TAIPEI UNIVERSITY OF TECHNOLOGY   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC WIRING; GRAPH THEORY; INTEGRATED CIRCUIT LAYOUT;

NET EVEN WIRING SYSTEMS (NEWS); PIN GRID ARRAY (PGA) PACKAGES;

ELECTRONICS PACKAGING;

EID: 0031998953     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.681268     Document Type: Article

References (11)

1. C. C. Tsai and S. J. Chen, "Planar routing on a pin grid array package," in Proc. 3rd Int. Conf. Computer-Aided Design and Computer Graph, Aug. 1993, pp. 439-444.
2. _, "Planar routing in a PGA package," J. Chinese Inst. Elect. Eng., vol. 3, no. 1, pp. 1-12, Mar. 1996.
3. C. S. Ying and J. Gu, "Automated pin grid array package routing on multi-layer ceramic substrates," IEEE Trans. VLSI Syst., vol. 1, pp. 571-575, Dec. 1993.
4. M. F. Yu and W. M. Dai, "Pin assignment and routing on a single-layer pin grid array," in Proc. Asia and South Pacific Design Automation Conf., 1995, pp. 203-208.
5. D. Richards, "Complexity of single-layer routing," IEEE Trans. Comput., vol. C-33, pp. 286-288, Mar. 1984.
6. J. M. Ho, M. Sarrafzadeh, G. Vijayan, and C. K. Wong, "Layer assignment for multichip modules," IEEE Trans. Computer-Aided Design, vol. 9, pp. 1272-1277, Dec. 1990.
7. J. D. Cho, S. Raje, M. Sarrafzadeh, M. Sriram, and S. M. Kang, "Crosstalk-minimum layer assignment," in Proc. Custom Integrated Circuits Conf., 1993, pp. 29.7.1-29.7.4.
8. J. D. Cho, M. Sarrafzadeh, M. Sriram, and S. M. Kang, "High-performance MCM routing," IEEE Design and Test of Computers, vol. 10, no. 3, pp. 27-37, Dec. 1993.
9. D. Staepelaere, J. Jue, T. Dayan, and W. M. Dai, "Surf: A rubberband routing system for multi-chip modules," IEEE Design Test Comput. Mag., vol. 10, pp. 18-26, Dec. 1993.
10. M. S. Hwang and S. J. Chen, "An efficient algorithm for VLSI partitioning," in Proc. 4th Symp. VLSI Design/CAD, 1993, pp. 11-14.
11. W. M. Dai, R. Kong, and J. Jue, "Rubber-band routing and dynamic data representation," in Proc. Int. Conf. Computer-Aided Design, 1990, pp. 52-55.