Surf: A Rubber-Band Routing System for Multichip Modules

IEEE Design and Test of Computers

Volumn 10, Issue 4, 1993, Pages 18-26

  Staepelaere, David ^a   Jue, Jeffrey ^a   Dayan, Tal ^a   Dai, Wayne Wei Ming ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0003298164     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.245960     Document Type: Article

References (14)

1. Y. Lu and W.W-M. Dai, “A Numerical Stable Algorithm for Constructing Constrained Delaunay Triangulation and Application to Multichip Module Layout,” Proc. China 1991 Inti Conf. Circuits and Systems, IEEE Circuits & Systems Soc., New York, 1991, pp. 644–647.
2. Y. Lu, “Dynamic Constrained Delaunay Triangulation and Application to Multichip Module Layout,” master’s the-sis, Univ. of California, Santa Cruz, 1991.
3. W.W-M. Dai, T. Dayan, and D. Staepelaere, “Topological Routing in Surf: Generating a Rubber-Band Sketch,” Proc. 28th Design Automation Conf., IEEE Computer Society Press, Los Alamitos, Calif., 1991, pp. 39–44.
4. W.W-M. Dai, “Performance Driven Layout for Thin-Film Multichip Modules,” int’l J. High Speed Electronics, World Scientific, Singapore, Vol. 2, No. 4, 1991, pp. 287–317.
5. T. Dayan and W.W-M. Dai, “Layer Assignment for a Rubber-Band Router,” Tech Report UCSC-CRL-92-50, Univ. of California, Santa Cruz, 1992.
6. W.W-M. Dai, R. Kong, and M. Sato, “Routability of a Rubber-Band Sketch,” Proc. 28th Design Automation Conf, IEEE CS Press, 1991, pp. 45–48.
7. D. Staepelaere, “Geometric Transformations for a Rubber-Band Sketch,” master’s thesis, Univ. of California, Santa Cruz, 1992.
8. R. Kong, “Incremental Routability Test for Planar Topological Routing,” mas-ter’s thesis, Univ. of California, Santa Cruz, 1992.
9. U. Lauther, “Top Down Heirarchical Routing for Channelless Gate Arrays Based on Linear Assignment,” Proc. VLSI 87: VLSI Design of Digital Systems, Elsevier Science Publishers B.V., Amsterdam, 1987, pp. 141–151.
10. M. Marek-Sadowska, “Route Planner for Custom Chip Design,” IEEE Int’l Conf. Computer-Aided Design, IEEE CS Press, 1986, pp. 246–249.
11. C.E. Leiserson and F.M. Maley, “Algorithms for Routing and Testing Routa-bility of Planar VLSI Layouts,” Proc. 17th Ann. ACMSymp. Theory of Computing, Association of Computing Machinery, New York, 1985, pp. 69–78.
12. K.L. Tai, “Sion-Si MCM Technology and Its Applications,” Int'l J. High-Speed Electronics, World Scientific, Singapore, Vol. 2, No. 4, 1991, pp. 43–53.
13. R.C. Frye et al., “Silicon-on-Silicon MCMs with Integrated Passive Compo-nents,” Proc. IEEE Multichip Module Conf., IEEE CS Press, 1992, pp. 155–158.
14. R. Cole and A. Seigel, “River Routing Every Which Way, But Loose,” Proc. 25th Ann. Symp. Foundations of Computer Science, IEEE CS Press, 1984, pp. 65–73.